Efficient Hardware Implementation of Morphological Reconstruction based on Sequential Reconstruction Algorithm

被引：4

作者：

Anacona-Mosquera, Oscar ^{[1
]}

Vinhal, Gustavo ^{[2
]}

Sampaio, Renato C. ^{[1
]}

Teodoro, George ^{[2
]}

Jacobi, Ricardo P. ^{[2
]}

Llanos, Carlos H. ^{[1
]}

机构：

[1] Univ Brasilia, Dept Mech Engn, Brasilia, DF, Brazil

[2] Univ Brasilia, Dept Comp Sci, Brasilia, DF, Brazil

来源：

2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS | 2017年

关键词：

IWPP; Sequential Reconstruction; FPGA; STRUCTURAL SIMILARITY;

D O I：

10.1145/3109984.3110020

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a hardware implementation of the morphological reconstruction algorithm for biomedical images analysis. The morphological reconstruction algorithm is based on the Sequential Reconstruction (SR). In this case, a hardware architecture has been developed and implemented by mapping the SR algorithm into an Altera Cyclone IV E FPGA based platform, including a NIOS II processor. The developed architecture has been described in VHDL language, and it is scalable for image sizes from 96 x 96 pixels to 288 x 288 pixels using a neighboring element of 3 x 3. The quality evaluation of the yielded images was achieved by using SR-SIM (Spectral Residual Based Similarity) metric, which has also been used for visual verification of the images.

引用

页码：162 / 167

页数：6

共 50 条

[31] Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA
Ibrahim, Muhammad Nasir
Tack, Chen Kean
Idroas, Mariani
Bilmas, Siti Noormaya
Yahya, Zuraimi
2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, : 628 - 632
[32] FPGA-based Hardware Accelerator for Image Reconstruction in Magnetic Resonance Imaging
Pezzotti, Emanuele
Iacobucci, Alex
Nash, Gregory
Cheema, Umer
Vinella, Paolo
Ansari, Rashid
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, : 293 - 293
[33] Parallel Hardware Implementation of Efficient Embedding Bit Rate Control Based Contrast Mapping Algorithm for Reversible Invisible Watermarking
Das, Subhajit
Sunaniya, Arun Kumar
Maity, Reshmi
Maity, Niladri Pratap
IEEE ACCESS, 2020, 8 : 69072 - 69095
[34] Reconfigurable hardware implementation of the improved triple DES based on genetic algorithm
Wang, Li
Wang, Youren
Yao, Rui
DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES B-APPLICATIONS & ALGORITHMS, 2007, 14 : 569 - 573
[35] Efficient Hardware Implementation of the Richardson-Lucy Algorithm for Restoring Motion-Blurred Image on Reconfigurable Digital System
Anacona-Mosquera, Oscar
Arias-Garcia, Janier
Munoz, Daniel M.
Llanos, Carlos H.
2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2016,
[36] Hardware implementation of soft color image morphological operations
Vardavoulia, MI
Andreadis, I
Tsalides, P
OPTICAL ENGINEERING, 2002, 41 (07) : 1536 - 1545
[37] Min-Sum Algorithm Based Efficient High Level Methodology for Design, Simulation and Hardware implementation of LDPC Decoders
Ait Madi, Abdessalam
Ahaitouf, Ali
Mansouri, Anas
2012 SECOND INTERNATIONAL CONFERENCE ON INNOVATIVE COMPUTING TECHNOLOGY (INTECH), 2012, : 210 - 215
[38] Hardware Efficient Algorithm for Complex Arithmetic
Khare, Kavita
Khare, Nilay
Aggarwal, Supriya
2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 209 - +
[39] An area efficient FFT and its hardware implementation
Sharma, Manoj
Mehra, Shivam Kumar
Goyal, Vishal
JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2022, 43 (03) : 505 - 511
[40] Optimization for Efficient Hardware Implementation of CNN on FPGA
Farrukh, Fasih Ud Din
Xie, Tuo
Zhang, Chun
Wang, Zhihua
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS, TECHNOLOGIES AND APPLICATIONS (ICTA 2018), 2018, : 88 - 89

← 1 2 3 4 5 →