Efficient Hardware Implementation of Morphological Reconstruction based on Sequential Reconstruction Algorithm

被引：4

作者：

Anacona-Mosquera, Oscar ^{[1
]}

Vinhal, Gustavo ^{[2
]}

Sampaio, Renato C. ^{[1
]}

Teodoro, George ^{[2
]}

Jacobi, Ricardo P. ^{[2
]}

Llanos, Carlos H. ^{[1
]}

机构：

[1] Univ Brasilia, Dept Mech Engn, Brasilia, DF, Brazil

[2] Univ Brasilia, Dept Comp Sci, Brasilia, DF, Brazil

来源：

2017 30TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2017): CHOP ON SANDS | 2017年

关键词：

IWPP; Sequential Reconstruction; FPGA; STRUCTURAL SIMILARITY;

D O I：

10.1145/3109984.3110020

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a hardware implementation of the morphological reconstruction algorithm for biomedical images analysis. The morphological reconstruction algorithm is based on the Sequential Reconstruction (SR). In this case, a hardware architecture has been developed and implemented by mapping the SR algorithm into an Altera Cyclone IV E FPGA based platform, including a NIOS II processor. The developed architecture has been described in VHDL language, and it is scalable for image sizes from 96 x 96 pixels to 288 x 288 pixels using a neighboring element of 3 x 3. The quality evaluation of the yielded images was achieved by using SR-SIM (Spectral Residual Based Similarity) metric, which has also been used for visual verification of the images.

引用

页码：162 / 167

页数：6

共 50 条

[21] Hardware-Accelerated Reconstruction of Compressed Neural Signals Based on Inpainting
Schmale, Sebastian
Kesuma, Hendra
Lange, Heiner
Rust, Jochen
Knoop, Benjamin
Peters-Drolshagen, Dagmar
Paul, Steffen
PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 399 - 404
[22] Efficient Hardware Implementation of the LEDAcrypt Decoder
Koleci, Kristjane
Santini, Paolo
Baldi, Marco
Chiaraluce, Franco
Martina, Maurizio
Masera, Guido
IEEE ACCESS, 2021, 9 : 66223 - 66240
[23] Efficient Hardware Implementation of RSA Cryptography
Rahman, Mostafizur
Rokon, Iqbalur Rahman
Rahman, Miftahur
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 316 - 319
[24] Fast and Efficient Hardware Implementation of HQC
Deshpande, Sanjay
Xu, Chuanqi
Nawan, Mamuri
Nawaz, Kashif
Szefer, Jakub
SELECTED AREAS IN CRYPTOGRAPHY - SAC 2023, 2024, 14201 : 297 - 321
[25] Efficient Hardware Implementation of Secure Hash Algorithm (SHA-3) Finalist - Skein
Latif, Kashif
Tariq, Muhammad
Aziz, Arshad
Mahboob, Athar
FRONTIERS IN COMPUTER EDUCATION, 2012, 133 : 933 - 940
[26] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
Fabera, V.
Musil, T.
Rada, J.
NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
[27] FPGA dedicated hardware architecture of 3D image reconstruction: marching cubes algorithm
Mahmoud, Bouraoui
Nacer, Nadia
Bedoui, Mohamed Hedi
2014 WORLD SYMPOSIUM ON COMPUTER APPLICATIONS & RESEARCH (WSCAR), 2014,
[28] FPGA based Hardware Implementation of Hybrid Cryptographic Algorithm for Encryption and Decryption
Shende, Vikrant
Kulkarni, Meghana
2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 416 - 419
[29] Hardware acceleration design and implementation of color interpolation algorithm based on HLS
Pan Xiao-ying
Li Chen-chen
Wang Hao
Xue Yu-fengi
CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (06) : 595 - 603
[30] Design, Implementation and Analysis of Efficient Hardware-based Security Primitives
Anandakumar, N. Nalla
Sanadhya, Somitra Kumar
Hashmi, Mohammad S.
2020 IFIP/IEEE 28TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2020, : 198 - 199

← 1 2 3 4 5 →