共 14 条
- [1] [Anonymous], 2003, SAC
- [2] [Anonymous], 1992, SPARC ARCHITECTURE M
- [3] BOSE P, 2000, P 13 INT C VLSI DES, P58
- [4] Corno F, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1006
- [5] Code generation for functional validation of pipelined microprocessors [J]. EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 113 - 118
- [6] Corno F, 2003, LECT NOTES COMPUT SC, V2610, P307
- [7] On the test of microprocessor IP cores [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 209 - 213
- [8] Harman NA, 2001, LECT NOTES COMPUT SC, V2267, P128
- [9] Methodology for synthesis, testing, and verification of pipelined architecture processors from behavioral-level-only HDL code and a case study example [J]. IEEE SOUTHEASTCON 2001: ENGINEERING THE FUTURE, PROCEEDINGS, 2001, : 143 - 149
- [10] Kranitis N, 2003, INT TEST CONF P, P431, DOI 10.1109/TEST.2003.1270868