Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices

被引:19
|
作者
Miki, Takuji [1 ]
Nagata, Makoto [1 ]
Sonoda, Hiroki [1 ]
Miura, Noriyuki [2 ,3 ]
Okidono, Takaaki [4 ]
Araga, Yuuki [5 ]
Watanabe, Naoya [5 ]
Shimamoto, Haruo [5 ]
Kikuchi, Katsuya [5 ]
机构
[1] Kobe Univ, Grad Sch Sci Technol & Innovat, Kobe, Hyogo 6578501, Japan
[2] Kobe Univ, Grad Sch Syst Informat, Kobe, Hyogo 6578501, Japan
[3] Osaka Univ, Grad Sch Informat Sci & Technol, Suita, Osaka 5650871, Japan
[4] ECSEC, Tokyo 1010054, Japan
[5] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki 3058560, Japan
关键词
Transmitters; Mixers; Harmonic analysis; Phase distortion; Constellation diagram; CMOS; outphasing; packaging; terahertz (THz); transmitter; CMOS;
D O I
10.1109/JSSC.2020.3005779
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article presents a cryptographic key protection technique from physical security attacks through Si-backside of IC chip. Flip-chip packaging leads to a serious security hole that allows emerging backside physical security attacks. The proposed backside buried metal (BBM) structure forming a meander wire pattern on the Si-backside detects unexpected disconnection of the meander and warns the malicious attempts to expose a vulnerable Si substrate. Moreover, the BBM meander also shields key information of cryptographic circuit from both passive side-channel attacks and active laser fault injection as well. Unlike other conventional laminate-based protection, this backside monolithic approach does not require frontside wiring resources or additional packaging layers, resulting in only 0.0025% size-overhead. The BBM meander was formed on the backside of a 0.13-mu m CMOS cryptographic chip by wafer-level via-last BBM processing
引用
收藏
页码:2747 / 2755
页数:9
相关论文
共 19 条
  • [1] A Si-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices
    Miki, Takuji
    Nagata, Makoto
    Sonoda, Hiroki
    Miura, Noriyuki
    Okidono, Takaaki
    Araga, Yuuki
    Watanabe, Naoya
    Shimamoto, Haruo
    Kikuchi, Katsuya
    2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 25 - 28
  • [2] Backside probing of flip-chip circuits using electrostatic force sampling
    Qi, R
    Thomson, DJ
    Bridges, GE
    MICROELECTRONICS RELIABILITY, 2000, 40 (06) : 997 - 1003
  • [3] Backside probing of flip-chip circuits using electrostatic force sampling
    Qi, R.
    Thomson, D.J.
    Bridges, G.E.
    Annual Proceedings - Reliability Physics (Symposium), 1999, : 337 - 340
  • [4] Backside probing of flip-chip circuits using electrostatic force sampling
    Qi, R
    Thomson, DJ
    Bridges, GE
    1999 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 37TH ANNUAL, 1999, : 337 - 340
  • [5] IC security and quality improvement by protection of chip backside against hardware attacks
    Amini, E.
    Beyreuther, A.
    Herfurth, N.
    Steigert, A.
    Muydinov, R.
    Szyszka, B.
    Boit, C.
    MICROELECTRONICS RELIABILITY, 2018, 88-90 : 22 - 25
  • [6] Capturing Defects in Flip-Chip CMOS Devices Using Backside EBAC Technique and SEM Microscopy
    Li, Yuanjing
    Aguada, John
    Lu, Jiafang
    Yang, Jessica
    Ng, Roy
    Marks, Howard Lee
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 118 - 124
  • [7] PICOSECOND BACKSIDE OPTICAL-DETECTION OF INTERNAL SIGNALS IN FLIP-CHIP MOUNTED SILICON VLSI CIRCUITS
    HEINRICH, HK
    PAKDAMAN, N
    PRINCE, JL
    KENT, DS
    CROPP, LM
    MICROELECTRONIC ENGINEERING, 1992, 16 (1-4) : 313 - 324
  • [8] Backside illuminated AlGaN-on-Si UV detectors integrated by high density flip-chip bonding
    Malinowski, Pawel E.
    Duboz, Jean-Yves
    De Moor, Piet
    John, Joachim
    Minoglou, Kyriaki
    Srivastava, Puneet
    Abdul, Hameed
    Patel, Manojkumar
    Osman, Haris
    Semond, Fabrice
    Frayssinet, Eric
    Hochedez, Jean-Francois
    Giordanengo, Boris
    Van Hoof, Chris
    Mertens, Robert
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 8, NO 7-8, 2011, 8 (7-8): : 2476 - 2478
  • [9] Flip-chip bonded Si Schottky diode sampling circuits for high speed demultiplexers
    Choi, JH
    Weiske, CJ
    Olbrich, GR
    Russer, P
    2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1515 - 1518
  • [10] A Novel Structure for Backside Protection Against Physical Attacks on Secure Chips or SiP
    Borel, S.
    Duperrex, L.
    Deschaseaux, E.
    Charbonnier, J.
    Clediere, J.
    Wacquez, R.
    Fournier, J.
    Souriau, J. -C.
    Simon, G.
    Merle, A.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 515 - 520