Investigation of Zero Sequence Injection Method For Balancing of Multi-level Cascaded-H Bridge Inverter

被引:0
作者
Hameed, Usman [1 ]
Sadiq, Husnain [1 ]
Khalid, Hassan Abdullah [1 ]
Khan, Muhammad Umer [1 ]
Ali, Mazhar [1 ]
机构
[1] Natl Univ Sci & Technol, USPCASE N, Islamabad, Pakistan
来源
2018 INTERNATIONAL CONFERENCE ON COMPUTING, ELECTRONIC AND ELECTRICAL ENGINEERING (ICE CUBE) | 2018年
关键词
Multi-level Cascaded-H bridge inverter (MLCHBI); Pulse Width Modulation (PWM); Voltage Source Converters (VSC); Alternate Phase opposition Disposition (APOD); Total Harmonic Distortion (THD); CONVERTER;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The main complication that hinders the progress of multilevel inverters is the matter of unbalancing in DC-Link capacitor. This keeps on accumulating when moving towards higher voltage levels. The aim of this paper is to investigate the possibility of injecting the zero sequence voltage and current, that could be used to mitigate the unbalancing introduced in the Multi-level Cascaded-H bridge inverter. The mathematical model has been developed and arrayed with the purpose of calculating the zero sequence voltage and current to be injected accordingly. Development of the semiconductor devices has led not only to the usage of Pulse Width Techniques causing low harmonics in the system but also produce high quality power fed in to the gird, lowering the filter size. Singularity, existing in the cascaded-H bridge inverter leads to the limitation of zero sequence injection method. Seventeen level Multi-Level Cascaded-H Bridge inverter has been simulated in MATLAB using Alternate Phase Opposition Disposition Pulse Width Modulation, technique used for removal of unbalancing has also been developed in MATLAB showing promising results within the limits of grid requirement.
引用
收藏
页数:6
相关论文
共 12 条
[1]   Classification, Terminology, and Application of the Modular Multilevel Cascade Converter (MMCC) [J].
Akagi, Hirofumi .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (11) :3119-3130
[2]  
[Anonymous], P EUR C POW EL APPL
[3]   Individual voltage balancing strategy for PWM cascaded H-bridge converter-based STATCOM [J].
Barrena, Jon Andoni ;
Marroyo, Luis ;
Vidal, Miguel Angel Rodriguez ;
Apraiz, Jose Ramon Torrealday .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (01) :21-29
[4]   A general algorithm for speed and position estimation of AC motors [J].
Harnefors, L ;
Nee, HP .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2000, 47 (01) :77-83
[5]  
Kawamura W, 2012, IEEE ENER CONV, P3506, DOI 10.1109/ECCE.2012.6342493
[6]   A Phase-Shifted PWM D-STATCOM Using a Modular Multilevel Cascade Converter (SSBC)-Part II: Zero-Voltage-Ride-Through Capability [J].
Ota, Joao I. Yutaka ;
Shibano, Yuji ;
Akagi, Hirofumi .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2015, 51 (01) :289-296
[7]  
Sixing Du, 2012, Proceedings of the 2012 IEEE 7th International Power Electronics and Motion Control Conference (ECCE 2012), P345, DOI 10.1109/IPEMC.2012.6258870
[8]   Multilevel optimal modulation and dynamic control strategies for STATCOMs using cascaded multilevel inverters [J].
Song, Qiang ;
Liu, Wenhua ;
Yuan, Zhichang .
IEEE TRANSACTIONS ON POWER DELIVERY, 2007, 22 (03) :1937-1946
[9]   Two methods to control neutral-point voltage fluctuation for a hybrid VIENNA rectifier [J].
Song, Wei-Zhang ;
Xie, Nan ;
Wang, You-Yun ;
Dai, Zhi-Hao ;
Pat, Wheeler .
JOURNAL OF ENGINEERING-JOE, 2018, (13) :654-660
[10]   Topology and Control of a Five-Level Hybrid-Clamped Converter for Medium-Voltage High-Power Conversions [J].
Wang, Kui ;
Zheng, Zedong ;
Xu, Lie ;
Li, Yongdong .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (06) :4690-4702