Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies

被引：88

作者：

Anis, MH ^{[1
]}

Allam, MW

Elmasry, MI

机构：

[1] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada

[2] PMC Sierra Inc, Burnaby, BC V5A 4V7, Canada

[3] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2002年 / 10卷 / 02期

关键词：

digital complementary metal-oxide-semiconductor; (CMOS); dynamic-logic circuit; high performance; low-power design; performance tradeoffs;

D O I：

10.1109/92.994977

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new high-speed Domino circuit, called HS-Domino has been developed. HS-Domino resolves the tradeoff between performance and reliability in conventional CD-Domino logic while dissipating low dynamic power with minimal area overhead. HS-Domino, therefore, extends Domino's operation in the deep submicron regime. A multithreshold implementation of HS-Domino is also devised to achieve substantially low leakage values during standby, while maintaining high performance and low power during the active mode. Furthermore, the generic multithreshold scheme is applied to differential cascode voltage switch (DDCVS) logic.

引用

页码：71 / 78

页数：8

共 11 条

[1] High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies [J].

Allam, MW ;

Anis, MH ;

Elmasry, MI .

ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, :155-160

[2]

[Anonymous], 2000, DIGITAL INTEGRATED C

[3] 0.18um dual Vt MOSFET process and energy-delay measurement [J].

Chen, ZJ ;

Diaz, C ;

Plummer, JD ;

Cao, M ;

Greene, W .

IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, :851-854

[4]

Chen ZP, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P239

[5] CMOS technology - Year 2010 and beyond [J].

Iwai, H .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) :357-366

[6]

Kao J., 1999, ESSCIRC'99. Proceedings of the 25th European Solid-State Circuits Conference, P118

[7] 1-V POWER-SUPPLY HIGH-SPEED DIGITAL CIRCUIT TECHNOLOGY WITH MULTITHRESHOLD-VOLTAGE CMOS [J].

MUTOH, S ;

DOUSEKI, T ;

MATSUYA, Y ;

AOKI, T ;

SHIGEMATSU, S ;

YAMADA, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) :847-854

[8]

Ng PKL, 1996, RAFFLES B ZOOL, V44, P1

[9] DESIGN-PERFORMANCE TRADE-OFFS IN CMOS-DOMINO LOGIC [J].

OKLOBDZIJA, VG ;

MONTOYE, RK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (02) :304-306

[10]

Thompson S, 1997, 1997 SYMPOSIUM ON VLSI TECHNOLOGY, P69, DOI 10.1109/VLSIT.1997.623699

← 1 2 →