共 8 条
[1]
Complete surface-potential-based fully-depleted silicon-on-insulator metal-oxide-semiconductor field-effect-transistor model for circuit simulation
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS,
2004, 43 (4B)
:2166-2169
[2]
Kusu S., 2008, IEEE SOI C, P62
[6]
Sugii N, 2011, IEEE INT SOI CONF
[7]
Controllable inverter delay and suppressing Vth fluctuation technology in Silicon on Thin BOX featuring dual back-gate bias architecture
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:475-+