RETHINKING REFRESH: INCREASING AVAILABILITY AND REDUCING POWER IN DRAM FOR CACHE APPLICATIONS

被引:33
|
作者
Emma, Philip G.
Reohr, William R.
Meterelliyoz, Mesut
机构
关键词
D O I
10.1109/MM.2008.93
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
CACHES USE DATA VERY DIFFERENTLY THAN MAIN MEMORY DOES, SO DRAM CACHES CAN HAVE DRAMATICALLY DIFFERENT REFRESH REQUIREMENTS. MAKING CANONICAL ASSUMPTIONS ABOUT RETENTION TIMES IN DRAM CAN BE DRASTIC OVERKILL WITHIN THE CACHE CONTEXT. USING STANDARD REFRESH RATES MAY BE UNNECESSARY, AND CAN BE A SIGNIFICANT WASTE OF CACHE UTILIZATION AND POWER. IN THIS ARTICLE, WE VIEW "RETENTION TIME'' IN A NEW WAY BY USING STATISTICAL POPULATIONS MORE APPROPRIATE FOR CACHES, AND WE SUGGEST USES OF A CACHE'S INHERENT ERROR-CONTROL MECHANISMS TO REDUCE REFRESH RATES BY SEVERAL ORDERS OF MAGNITUDE.
引用
收藏
页码:47 / 56
页数:10
相关论文
共 50 条
  • [41] Low-Power High-Throughput LDPC Decoder Using Non-Refresh Embedded DRAM
    Park, Youn Sung
    Blaauw, David
    Sylvester, Dennis
    Zhang, Zhengya
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) : 783 - 794
  • [42] Reducing cache access energy in array-intensive applications
    Kandemir, M
    Kolcu, I
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1092 - 1092
  • [43] Cache leakage power analysis in embedded applications
    Kudithipudi, D
    Petko, S
    John, E
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 517 - 520
  • [44] A Lossless Frame Recompression Scheme for Reducing DRAM Power in Video Encoding
    Bao, Xuena
    Zhou, Dajiang
    Goto, Satoshi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 677 - 680
  • [45] Reducing TCAM power consumption and increasing throughput
    Panigrahy, R
    Sharma, S
    HOT INTERCONNECTS 10, 2002, : 107 - 112
  • [46] Controller Architecture for Low-Power, Low-Latency DRAM With Built-in Cache
    Liu, Zhi-Yong
    Shih, Hsiu-Chuan
    Lin, Bing-Yang
    Wu, Cheng-Wen
    IEEE DESIGN & TEST, 2017, 34 (02) : 69 - 78
  • [47] An approximate memory architecture for a reduction of refresh power consumption in deep learning applications
    Duy Thanh Nguyen
    Kim, Hyun
    Lee, Hyuk-Jae
    Chang, Ik-joon
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [48] Power Reduction Strategies for DRAM Used in Data Centric Applications
    Sharma, Shobha
    Sinha, Reshma
    Kaila, Shuchita
    2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
  • [49] Half-DRAM: a High-bandwidth and Low-power DRAM Architecture from the Rethinking of Fine-grained Activation
    Zhang, Tao
    Chen, Ke
    Xu, Cong
    Sun, Guangyu
    Wang, Tao
    Xie, Yuan
    2014 ACM/IEEE 41ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2014, : 349 - 360
  • [50] A predictive decode filter cache for reducing power consumption in embedded processors
    Tang, Weiyu
    Kejariwal, Arun
    Veidenbaum, Alexander V.
    Nicolau, Alexandru
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (02)