共 50 条
- [42] Reducing cache access energy in array-intensive applications DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1092 - 1092
- [43] Cache leakage power analysis in embedded applications 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 517 - 520
- [44] A Lossless Frame Recompression Scheme for Reducing DRAM Power in Video Encoding 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 677 - 680
- [45] Reducing TCAM power consumption and increasing throughput HOT INTERCONNECTS 10, 2002, : 107 - 112
- [47] An approximate memory architecture for a reduction of refresh power consumption in deep learning applications 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [48] Power Reduction Strategies for DRAM Used in Data Centric Applications 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,
- [49] Half-DRAM: a High-bandwidth and Low-power DRAM Architecture from the Rethinking of Fine-grained Activation 2014 ACM/IEEE 41ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2014, : 349 - 360