RETHINKING REFRESH: INCREASING AVAILABILITY AND REDUCING POWER IN DRAM FOR CACHE APPLICATIONS

被引:33
|
作者
Emma, Philip G.
Reohr, William R.
Meterelliyoz, Mesut
机构
关键词
D O I
10.1109/MM.2008.93
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
CACHES USE DATA VERY DIFFERENTLY THAN MAIN MEMORY DOES, SO DRAM CACHES CAN HAVE DRAMATICALLY DIFFERENT REFRESH REQUIREMENTS. MAKING CANONICAL ASSUMPTIONS ABOUT RETENTION TIMES IN DRAM CAN BE DRASTIC OVERKILL WITHIN THE CACHE CONTEXT. USING STANDARD REFRESH RATES MAY BE UNNECESSARY, AND CAN BE A SIGNIFICANT WASTE OF CACHE UTILIZATION AND POWER. IN THIS ARTICLE, WE VIEW "RETENTION TIME'' IN A NEW WAY BY USING STATISTICAL POPULATIONS MORE APPROPRIATE FOR CACHES, AND WE SUGGEST USES OF A CACHE'S INHERENT ERROR-CONTROL MECHANISMS TO REDUCE REFRESH RATES BY SEVERAL ORDERS OF MAGNITUDE.
引用
收藏
页码:47 / 56
页数:10
相关论文
共 50 条
  • [31] An Approximate DRAM Design with an Adjustable Refresh Scheme for Low-power Deep Neural Networks
    Duy Thanh Nguyen
    Kim, Hyun
    Lee, Hyuk-Jae
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (02) : 134 - 142
  • [32] CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction (vol 14, 20170053, 2017)
    Jing, W.
    IEICE ELECTRONICS EXPRESS, 2017, 14 (11):
  • [33] Value-conscious cache: Simple technique for reducing cache access power
    Chang, YJ
    Yang, CL
    Lai, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 16 - 21
  • [34] Refresh Enabled Video Analytics (REVA): Implications on Power and Performance of DRAM Supported Embedded Visual Systems
    Advani, Siddharth
    Chandramoorthy, Nandhini
    Swaminathan, Karthik
    Irick, Kevin
    Cho, Yong Cheol Peter
    Sampson, Jack
    Narayanan, Vijaykrishnan
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 501 - 504
  • [35] Circuit and microarchitectural techniques for reducing cache leakage power
    Kim, NS
    Flautner, K
    Blaauw, D
    Mudge, T
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 167 - 184
  • [36] A power-aware SWDR cell for reducing cache write power
    Chang, YJ
    Yang, CL
    Lai, FP
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 14 - 17
  • [37] Increasing the availability of IoT applications with reactive microservices
    Cleber Santana
    Leandro Andrade
    Flávia C. Delicato
    Cássio Prazeres
    Service Oriented Computing and Applications, 2021, 15 : 109 - 126
  • [38] Increasing the availability of IoT applications with reactive microservices
    Santana, Cleber
    Andrade, Leandro
    Delicato, Flavia C.
    Prazeres, Cassio
    SERVICE ORIENTED COMPUTING AND APPLICATIONS, 2021, 15 (02) : 109 - 126
  • [39] Increasing food availability by reducing postharvest losses of fresh produce
    Kader, AA
    PROCEEDINGS OF THE 5TH INTERNATIONAL POSTHARVEST SYMPOSIUM, VOLS 1-3, 2005, (682): : 2169 - 2175
  • [40] Increasing phosphorus availability by reducing clogging in drip fertigation systems
    Xiao, Yang
    Puig-Bargues, Jaume
    Zhou, Bo
    Li, Qiang
    Li, Yunkai
    JOURNAL OF CLEANER PRODUCTION, 2020, 262