RETHINKING REFRESH: INCREASING AVAILABILITY AND REDUCING POWER IN DRAM FOR CACHE APPLICATIONS

被引:33
|
作者
Emma, Philip G.
Reohr, William R.
Meterelliyoz, Mesut
机构
关键词
D O I
10.1109/MM.2008.93
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
CACHES USE DATA VERY DIFFERENTLY THAN MAIN MEMORY DOES, SO DRAM CACHES CAN HAVE DRAMATICALLY DIFFERENT REFRESH REQUIREMENTS. MAKING CANONICAL ASSUMPTIONS ABOUT RETENTION TIMES IN DRAM CAN BE DRASTIC OVERKILL WITHIN THE CACHE CONTEXT. USING STANDARD REFRESH RATES MAY BE UNNECESSARY, AND CAN BE A SIGNIFICANT WASTE OF CACHE UTILIZATION AND POWER. IN THIS ARTICLE, WE VIEW "RETENTION TIME'' IN A NEW WAY BY USING STATISTICAL POPULATIONS MORE APPROPRIATE FOR CACHES, AND WE SUGGEST USES OF A CACHE'S INHERENT ERROR-CONTROL MECHANISMS TO REDUCE REFRESH RATES BY SEVERAL ORDERS OF MAGNITUDE.
引用
收藏
页码:47 / 56
页数:10
相关论文
共 50 条
  • [1] Timing Window Wiper : A New Scheme for Reducing Refresh Power of DRAM
    Shin, Ho Hyun
    Seo, Hyeokjun
    Lee, Byunghoon
    Kim, Jeongbin
    Chung, Eui-Young
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 133 - 138
  • [2] An approximate DRAM with efficient refresh schemes for low power deep learning applications
    Duy Thanh Nguyen
    Lee, Hyuk-Jae
    Kim, Hyun
    Chang, Ik-joon
    2020 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2020,
  • [3] Retention-Aware Refresh Techniques for Reducing Power and Mitigation of Data Retention Faults in DRAM
    Shyue-Kung Lu
    Hung-Kai Huang
    Chun-Lung Hsu
    Chi-Tien Sun
    Kohei Miyase
    Journal of Electronic Testing, 2019, 35 : 485 - 495
  • [4] Retention-Aware Refresh Techniques for Reducing Power and Mitigation of Data Retention Faults in DRAM
    Lu, Shyue-Kung
    Huang, Hung-Kai
    Hsu, Chun-Lung
    Sun, Chi-Tien
    Miyase, Kohei
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (04): : 485 - 495
  • [5] Reducing Refresh Overhead with In- DRAM Error Correction Codes
    Kwon, Hanbyeol
    Kim, Kwangrae
    Jeon, Dongsuk
    Chung, Ki-Seok
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 211 - 214
  • [6] EXTREME: Exploiting Page Table for Reducing Refresh Power of 3D-Stacked DRAM Memory
    Shin, Ho Hyun
    Park, Young Min
    Choi, Duheon
    Kim, Byoung Jin
    Cho, Dae-Hyung
    Chung, Eui-Young
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (01) : 32 - 44
  • [7] Reducing DRAM Cache Access in Cache Miss via an Effective Predictor
    Wang, Qi
    Xing, Yanzhen
    Wang, Donghui
    PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 501 - 504
  • [8] Reducing DRAM refresh power consumption by runtime profiling of retention time and dual-row activation
    Choi, Haerang
    Hong, Dosun
    Lee, Jaesung
    Yoo, Sungjoo
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 72
  • [9] Integration of Retention-aware Refresh and BISR Techniques for DRAM Refresh Power Reduction
    Cheng, Wei-Kai
    Chen, Jian-Kai
    Huang, Shih-Hsu
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 50 - 51
  • [10] DearDRAM: Discard Weak Rows for Reducing DRAM's Refresh Overhead
    Zhan, Xusheng
    Bao, Yungang
    Sun, Ninghui
    ADVANCED COMPUTER ARCHITECTURE, 2018, 908 : 109 - 124