Scaling Theory of Electrically Doped 2D Transistors

被引:59
作者
Ilatikhameneh, Hesameddin [1 ]
Klimeck, Gerhard [1 ]
Appenzeller, Joerg [1 ]
Rahman, Rajib [1 ]
机构
[1] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
2D FETs; electrical doping; scaling theory; GATE; MOSFETS; SOI;
D O I
10.1109/LED.2015.2436356
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, it is shown that the existing scaling theories for chemically doped transistors cannot be applied to the novel class of electrically doped 2D transistors and the concept of equivalent oxide thickness (EOT) is not applicable anymore. Hence, a novel scaling theory is developed based on analytic solutions of the 2D Poisson equation. Full band atomistic quantum transport simulations verify the theory and show that the critical design parameters are the physical oxide thickness and distance between the gates. Accordingly, the most optimized electrically doped devices are those with the smallest spacing between the gates and the thinnest oxide, and not the smallest EOT.
引用
收藏
页码:726 / 728
页数:3
相关论文
共 14 条
[1]   Band-Edge Steepness Obtained From Esaki/Backward Diode Current-Voltage Characteristics [J].
Agarwal, Sapan ;
Yablonovitch, Eli .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) :1488-1493
[2]   Monolayer MoS2 Transistors Beyond the Technology Road Map [J].
Alam, Khairul ;
Lake, Roger K. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (12) :3250-3254
[3]   Band-to-band tunneling in carbon nanotube field-effect transistors [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Avouris, P .
PHYSICAL REVIEW LETTERS, 2004, 93 (19) :196805-1
[4]  
Fiori G, 2014, NAT NANOTECHNOL, V9, P768, DOI [10.1038/nnano.2014.207, 10.1038/NNANO.2014.207]
[5]   Analysis of the design space available for high-k gate dielectrics in nanoscale MOSFETs [J].
Frank, DJ ;
Wong, HSP .
SUPERLATTICES AND MICROSTRUCTURES, 2000, 28 (5-6) :485-491
[6]   Tunable dielectric response of transition metals dichalcogenides MX2 (M=Mo, W; X=S, Se, Te): Effect of quantum confinement [J].
Kumar, Ashok ;
Ahluwalia, P. K. .
PHYSICA B-CONDENSED MATTER, 2012, 407 (24) :4627-4634
[7]   Scaling Length Theory of Double-Gate Interband Tunnel Field-Effect Transistors [J].
Liu, Lu ;
Mohata, Dheeraj ;
Datta, Suman .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) :902-908
[8]  
Radisavljevic B, 2011, NAT NANOTECHNOL, V6, P147, DOI [10.1038/nnano.2010.279, 10.1038/NNANO.2010.279]
[9]   Design Guidelines for Sub-12 nm Nanowire MOSFETs [J].
Salmani-Jelodar, Mehdi ;
Mehrotra, Saumitra R. ;
Ilatikhameneh, Hesameddin ;
Klimeck, Gerhard .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (02) :210-213
[10]   NEMO5: A Parallel Multiscale Nanoelectronics Modeling Tool [J].
Steiger, Sebastian ;
Povolotskyi, Michael ;
Park, Hong-Hyun ;
Kubis, Tillmann ;
Klimeck, Gerhard .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (06) :1464-1474