Linearly frequency-tunable and low-phase noise ring VCO using varactors with optimally-spaced bias voltages

被引:7
|
作者
Lee, J. [1 ]
Choi, S. [1 ]
Cho, Y. [1 ]
Choi, J. [1 ]
机构
[1] Ulsan Natl Inst Technol, Sch Elect & Comp Engn, Ulsan, South Korea
关键词
D O I
10.1049/el.2017.4394
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A linearly frequency-tunable and low-phase noise ring voltage-controlled oscillator (VCO) is presented. Using multiple varactors, of which the bias voltages can be optimally controlled, the voltage-to-frequency gain, K-VCO, can be kept constant over control voltages in all frequency bands. Since the noise contribution and the power consumption of the proposed frequency-tuning method are minimal, the ring VCO also can achieve low phase noise and an excellent figure-of-merit (FOM). The prototype ring VCO was fabricated in a 180-nm CMOS technology. In measurements, the variation of K-VCO over the full range of control voltages was restricted to less than +/- 12%, even in the worst case. The 1-MHz phase noise and the FOM of a 1.22-GHz signal were -108.7 dBc/Hz and 161.3 dB, respectively, when the power consumption was 8.5 mW.
引用
收藏
页码:342 / 343
页数:2
相关论文
共 45 条
  • [41] A low phase noise PLL using Vackar VCO and a wide-locking range tunable divider for V-band signal generation in 65-nm CMOS
    Long Thanh Bui
    Tran-Thuyen Chau
    Lee, Jong-Wook
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 91 - 102
  • [42] Generation of an Ultra-low Phase Noise and Frequency Tunable Microwave Signal by Injection Locking of an Optoelectronic Oscillator Using a Passively Mode-Locked Fiber Laser
    Li, Wangzhe
    Yao, Jianping
    2012 IEEE INTERNATIONAL TOPICAL MEETING ON MICROWAVE PHOTONICS (MWP), 2012, : 180 - 183
  • [43] Low Phase-Noise, 2.4 and 5.8 GHz Dual-Band Frequency Synthesizer with Class-C VCO and Bias-Controlled Charge Pump for RF Wireless Charging System in 180 nm CMOS Process
    Jo, Jongwan
    Kim, David
    Hejazi, Arash
    Pu, YoungGun
    Jung, Yeonjae
    Huh, Hyungki
    Kim, Seokkee
    Yoo, Joon-Mo
    Lee, Kang-Yoon
    ELECTRONICS, 2022, 11 (07)
  • [44] A 76fsrms Jitter and-40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization
    Kim, Juyeop
    Yoon, Heein
    Lim, Younghyun
    Lee, Yongsun
    Cho, Yoonseo
    Seong, Taeho
    Choi, Jaehyouk
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 258 - +
  • [45] A PVT-Robust and Low-Jitter Ring-VCO-Based Injection-Locked Clock Multiplier With a Continuous Frequency-Tracking Loop Using a Replica-Delay Cell and a Dual-Edge Phase Detector
    Choi, Seojin
    Yoo, Seyeon
    Lim, Younghyun
    Choi, Jaehyouk
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (08) : 1878 - 1889