Two-Dimensional Self-Limiting Wet Oxidation of Silicon Nanowires: Experiments and Modeling

被引:11
作者
Fan, Jiewen [1 ]
Huang, Ru [1 ]
Wang, Runsheng [1 ]
Xu, Qiumin [1 ]
Ai, Yujie [1 ]
Xu, Xiaoyan [1 ]
Li, Ming [1 ]
Wang, Yangyuan [1 ]
机构
[1] Peking Univ, Inst Microelect, Key Lab Microelect Devices & Circuits, Beijing 100871, Peoples R China
关键词
CMOS process; nanowire; self-limiting oxidation (SLO); shape engineering; size controlling; stress effect; THERMAL-OXIDATION; ORIENTATION;
D O I
10.1109/TED.2013.2274493
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a CMOS compatible silicon nanowire (Si NW) fabrication method on bulk silicon substrate is carried out using the self-limiting oxidation (SLO) to accurately control its size and cross-sectional shape. A predictive model for the 2-D SLO of Si NWs is presented. In this model, both the reduced reaction rate and diffusivity result in the oxidation rate degradation. The orientation dependence and the deformation of silicon core and oxide shell are further discussed here. The modeling results show good agreement with the experimental data within a wide range of oxidation temperatures, oxidation time, and various initial silicon core sizes. This model provides useful process design guidelines for Si nanostructures, especially in controlling the final diameter and cross-sectional shape of Si NWs from the top-down approach.
引用
收藏
页码:2747 / 2753
页数:7
相关论文
共 26 条
[1]   Top-down fabrication of shape controllable Si nanowires based on conventional CMOS process [J].
Ai, Yujie ;
Huang, Ru ;
Hao, Zhihua ;
Fan, Chunhui ;
Wang, Runsheng ;
Pu, Shuangshuang ;
Wang, Yangyuan .
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2010, 43 (01) :102-105
[2]   Patterning sub-30-nm MOSFET gate with i-line lithography [J].
Asano, K ;
Choi, YK ;
King, TJ ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (05) :1004-1006
[3]  
Bangsaruntip S, 2009, INT EL DEVICES MEET, P272
[4]  
Bridgman P., 1949, PHYS HIGH PRESSURE
[5]   Retarded oxidation of Si nanowires [J].
Buettner, C. C. ;
Zacharias, M. .
APPLIED PHYSICS LETTERS, 2006, 89 (26)
[6]  
CHIN D, 1983, IEEE T ELECTRON DEV, V30, P744, DOI 10.1109/T-ED.1983.21204
[7]   Origin of self-limiting oxidation of Si nanowires [J].
Cui, H. ;
Wang, C. X. ;
Yang, G. W. .
NANO LETTERS, 2008, 8 (09) :2731-2737
[8]   GENERAL RELATIONSHIP FOR THERMAL OXIDATION OF SILICON [J].
DEAL, BE ;
GROVE, AS .
JOURNAL OF APPLIED PHYSICS, 1965, 36 (12) :3770-&
[9]  
Denn MM., 1980, PROCESS FLUID MECH
[10]   Hydrogen annealing of arrays of planar and vertically stacked Si nanowires [J].
Dornel, E. ;
Ernst, T. ;
Barbe, J. C. ;
Hartmann, J. M. ;
Delaye, V. ;
Aussenac, F. ;
Vizioz, C. ;
Borel, S. ;
Maffini-Alvaro, V. ;
Isheden, C. ;
Foucher, J. .
APPLIED PHYSICS LETTERS, 2007, 91 (23)