A 60-GHz Power Amplifier Design Using Dual-Radial Symmetric Architecture in 90-nm Low-Power CMOS

被引:34
|
作者
Yeh, Jin-Fu [1 ,2 ]
Tsai, Jeng-Han [3 ]
Huang, Tian-Wei [2 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Grad Inst Commun Engn, Taipei 106, Taiwan
[3] Natl Taiwan Normal Univ, Dept Appl Elect Technol, Taipei 10610, Taiwan
关键词
CMOS; dual-radial; folded-transformer; multi-mode operation; radial combining network; radial power distribution network; 3-D power amplifier (PA) architecture;
D O I
10.1109/TMTT.2013.2243746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An innovative on-chip 3-D power amplifier (PA) architecture for M-way power-combined CMOS PAs by using the proposed dual-radial symmetric architecture is presented. It provides design freedom of impedance selection of power device in transformer-based millimeter-wave PA design. This idea also makes distinguished breakthrough to the traditional 2-D PA architecture without compromising symmetry and compact size of layout. To demonstrate the feasibility of this idea, a 60-GHz PA is fabricated in 90-nm low-power CMOS process. It is also equipped with multi-mode operation. It achieves an output power of 18.5 dBm and a power-added efficiency of 10.2% with 1.2-V supply voltage. At 6-dB/10-dB power back-off operation, the drain efficiencies of power stage can be enhanced from 5.9%/2.4% to 11.9%/8%, respectively, by enabling the multi-mode operation.
引用
收藏
页码:1280 / 1290
页数:11
相关论文
共 50 条
  • [21] A 60-GHz LTCC SiP with Low-Power CMOS OOK Modulator and Demodulator
    Byeon, Chul Woo
    Lee, Jae Jin
    Kim, Hong Yi
    Song, In Sang
    Cho, Seong Jun
    Eun, Ki Chan
    Lee, Chaejun
    Park, Chul Soon
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (04) : 229 - 237
  • [22] Clock driver design for low-power high-speed 90-nm CMOS register array
    Enomoto, Tadayoshi
    Nagayama, Suguru
    Shikano, Hiroaki
    Hagiwara, Yousuke
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 553 - 561
  • [23] Design of a V-Band 20-dBm Wideband Power Amplifier Using Transformer-Based Radial Power Combining in 90-nm CMOS
    Chou, Cheng-Feng
    Hsiao, Yuan-Hung
    Wu, Yi-Ching
    Lin, Yu-Hsuan
    Wu, Chen-Wei
    Wang, Huei
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2016, 64 (12) : 4545 - 4560
  • [24] A 60-GHz 32-Way Hybrid Power Combination Power Amplifier in 55-nm Bulk CMOS
    Zhang, Lei
    Ma, Kaixue
    Fu, Haipeng
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2023, 71 (02) : 613 - 627
  • [25] A 50 to 70 GHz Power Amplifier Using 90 nm CMOS Technology
    Kuo, Jing-Lin
    Tsai, Zlio-Min
    Lin, Kun-You
    Wang, Huei
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (01) : 45 - 47
  • [26] A HIGH-VOLTAGE DRIVING 60-GHz POWER AMPLIFIER WITH Psat OF 13 dBm AND PAE OF 9.1% IN 90-nm CMOS FOR IEEE 802.11ad COMMUNICATION SYSTEMS
    Chang, Jin-Fa
    Lin, Yo-Sheng
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (09) : 2033 - 2039
  • [27] A K-Band Power Amplifier with Adaptive Bias in 90-nm CMOS
    Liu, Jenny Yi-Chun
    Chan, Chin-Tung
    Hsu, Shawn S. H.
    2014 44TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2014, : 1376 - 1379
  • [28] A 90-nm CMOS Power Amplifier for 802.16e (WiMAX) Applications
    Degani, Ofir
    Cossoy, Fabian
    Shahaf, Shay
    Cohen, Emanuel
    Kravtsov, Vladimir
    Sendik, Omry
    Chowdhury, Debopriyo
    Hull, Christopher D.
    Ravid, Shmuel
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (05) : 1431 - 1437
  • [29] A K-Band Power Amplifier with Adaptive Bias in 90-nm CMOS
    Liu, Jenny Yi-Chun
    Chan, Chin-Tung
    Hsu, Shawn S. H.
    2014 9TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE (EUMIC), 2014, : 432 - 435
  • [30] Fully integrated 60-GHz single-ended resistive mixer in 90-nm CMOS technology
    Motlagh, BM
    Gunnarsson, SE
    Ferndahl, M
    Zirath, H
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (01) : 25 - 27