Homogeneous Many-core Processor System Test Distribution and Execution Mechanism

被引：0

作者：

Kamran, Arezoo ^{[1
]}

Navabi, Zainalabedin ^{[1
]}

机构：

[1] Univ Tehran, Sch Engn Coll, CAD Lab, Dept Elect & Comp Engn, Tehran, Iran

来源：

2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014) | 2014年

关键词：

many-core; online testing; test distribution; reliability; reconfiguration;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In response to reliability challenges of new systems being built, we are proposing a scalable Self-Test architecture for many-core processor systems. This BIST architecture periodically distributes test stimuli among identical processing cores in a many-core processor system, suspends normal operation of individual processing cores, applies test, detects faulty cores, and removes them from the system if any are found faulty. Test is continuously performed without any perceptible down-time to the end-user, realizing a many-core processor system with self-healing capability.

引用

页数：2

共 7 条

[1] A new Architecture to Cross-Fertilize On-line and Manufacturing Testing [J].

Bernardi, P. ;

Reorda, M. Sonza .

2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, :142-147

[2] Chip Self-Organization and Fault Tolerance in Massively Defective Multicore Arrays [J].

Collet, Jacques Henri ;

Zajac, Piotr ;

Psarakis, Mihalis ;

Gizopoulos, Dimitris .

IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2011, 8 (02) :207-217

[3]

Li YJ, 2008, DES AUT TEST EUROPE, P764

[4] ReViveI/O: Efficient handling of I/O in highly-available rollback-recovery servers [J].

Nakano, Jun ;

Montesinos, Pablo ;

Gharachorloo, Kourosh ;

Torrellas, Josep .

TWELFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2006, :203-+

[5] ReVive: Cost-effective architectural support for rollback recovery in shared-memory multiprocessors [J].

Prvulovic, M ;

Zhang, Z ;

Torrellas, J .

29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, :111-122

[6] SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint/recovery [J].

Sorin, DJ ;

Martin, MMK ;

Hill, MD ;

Wood, DA .

29TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2002, :123-134

[7] Production yield and self-configuration in the future massively defective nanochips [J].

Zajac, Piotr ;

Collet, Jacques Henri .

DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, :197-+

← 1 →