Synthesis of hard real-time application specific systems

被引:9
作者
Lee, C [1 ]
Potkonjak, M
Wolf, W
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA
[2] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
hard real-time; system level synthesis; force-directed heuristic; A* search; EDF scheduling;
D O I
10.1023/A:1008965304567
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a system level approach for the synthesis of hard real-time multitask application specific systems. The algorithm takes into account task precedence constraints among multiple hard real-time tasks and targets a multiprocessor system consisting of a set of heterogeneous off-the-shelf processors. The optimization goal is to select a minimal cost multi-subset of processors while satisfying all the required timing and precedence constraints. There are three design phases: resource allocation, assignment, and scheduling. Since the resource allocation is a search for a minimal cost multi-subset of processors, we adopted an A* search based technique for the first synthesis phase. A variation of the force-directed optimization technique is used to assign a task to an allocated processor. The final scheduling of a hard-real time task is done by the task level scheduler which is based on Earliest Deadline First (EDF) scheduling policy. Our task level scheduler incorporates force-directed scheduling methodology to address the situations where EDF is not optimal. The experimental results on a variety of examples show that the approach is highly effective and efficient.
引用
收藏
页码:215 / 242
页数:28
相关论文
共 50 条
[21]   An Analyzable Memory Controller for Hard Real-Time CMPs [J].
Paolieri, Marco ;
Quinones, Eduardo ;
Cazorla, Francisco J. ;
Valero, Mateo .
IEEE EMBEDDED SYSTEMS LETTERS, 2009, 1 (04) :86-90
[22]   Timing Effects of DDR Memory Systems in Hard Real-Time Multicore Architectures: Issues and Solutions [J].
Paolieri, Marco ;
Quinones, Eduardo ;
Cazorla, Francisco J. .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
[23]   Interference-Aware Schedulability Analysis and Task Allocation for Multicore Hard Real-Time Systems [J].
Aceituno, Jose Maria ;
Guasque, Ana ;
Balbastre, Patricia ;
Simo, Jose ;
Crespo, Alfons .
ELECTRONICS, 2022, 11 (09)
[24]   Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore [J].
Ungerer, Theo ;
Bradatsch, Christian ;
Frieb, Martin ;
Kluge, Florian ;
Mische, Joerg ;
Stegmeier, Alexander ;
Jahr, Ralf ;
Gerdes, Mike ;
Zaykov, Pavel ;
Matusova, Lucie ;
Li, Zai Jian Jia ;
Petrov, Zlatko ;
Boeddeker, Bert ;
Kehr, Sebastian ;
Regler, Hans ;
Hugl, Andreas ;
Rochange, Christine ;
Ozaktas, Haluk ;
Casse, Hugues ;
Bonenfant, Armelle ;
Sainrat, Pascal ;
Lay, Nick ;
George, David ;
Broster, Ian ;
Quinones, Eduardo ;
Panic, Milos ;
Abella, Jaume ;
Hernandez, Carles ;
Cazorla, Francisco ;
Uhrig, Sascha ;
Rohde, Mathias ;
Pyka, Arthur .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (03)
[25]   Implementing and using execution time clocks in ada hard real-time applications [J].
Harbour, MG ;
Rivas, MA ;
García, JJG ;
Gutiérrez, JCP .
RELIABLE SOFTWARE TECHNOLOGIES - ADA-EUROPE, 1998, 1411 :90-101
[26]   Using simulated annealing for hard real-time design-to-time scheduling [J].
Ramsauer, M .
ESA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2003, :109-115
[27]   A Probabilistic and Energy-Efficient Scheduling Approach for Online Application in Real-Time Systems [J].
Zitterell, Thorsten ;
Scholl, Christoph .
PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, :42-47
[28]   Optimized slowdown in real-time task systems [J].
Jejurikar, Ravindra ;
Gupta, Rajesh .
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (12) :1588-1598
[29]   On the schedulability analysis for distributed real-time systems [J].
Wang, SH ;
Färber, G .
REAL TIME PROGRAMMING 1999 (WRTP'99), 1999, :227-232
[30]   Industrial hard real-time traffic protocol based on switched Ethernet [J].
Yiming, A ;
Eisaka, T .
INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2005, VOLS 1 AND 2, PROCEEDINGS, 2005, :198-201