Synthesis of hard real-time application specific systems

被引:9
|
作者
Lee, C [1 ]
Potkonjak, M
Wolf, W
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA
[2] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
hard real-time; system level synthesis; force-directed heuristic; A* search; EDF scheduling;
D O I
10.1023/A:1008965304567
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a system level approach for the synthesis of hard real-time multitask application specific systems. The algorithm takes into account task precedence constraints among multiple hard real-time tasks and targets a multiprocessor system consisting of a set of heterogeneous off-the-shelf processors. The optimization goal is to select a minimal cost multi-subset of processors while satisfying all the required timing and precedence constraints. There are three design phases: resource allocation, assignment, and scheduling. Since the resource allocation is a search for a minimal cost multi-subset of processors, we adopted an A* search based technique for the first synthesis phase. A variation of the force-directed optimization technique is used to assign a task to an allocated processor. The final scheduling of a hard-real time task is done by the task level scheduler which is based on Earliest Deadline First (EDF) scheduling policy. Our task level scheduler incorporates force-directed scheduling methodology to address the situations where EDF is not optimal. The experimental results on a variety of examples show that the approach is highly effective and efficient.
引用
收藏
页码:215 / 242
页数:28
相关论文
共 50 条
  • [1] Synthesis of Hard Real-Time Application Specific Systems
    Chunho Lee
    Miodrag Potkonjak
    Wayne Wolf
    Design Automation for Embedded Systems, 1999, 4 : 215 - 242
  • [2] WCET analysis of probabilistic hard real-time systems
    Bernat, G
    Colin, A
    Petters, SM
    23RD IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2002, : 279 - 288
  • [3] LANGUAGE CONSTRUCTS AND TRANSFORMATION FOR HARD REAL-TIME SYSTEMS
    CHUNG, TM
    DIETZ, HG
    SIGPLAN NOTICES, 1995, 30 (11): : 41 - 49
  • [4] HOLISTIC SCHEDULABILITY ANALYSIS FOR DISTRIBUTED HARD REAL-TIME SYSTEMS
    TINDELL, K
    CLARK, J
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (2-3): : 117 - 134
  • [5] Improving processor utilization with a task classification model based application specific hard real-time architecture
    Farber, G
    Fischer, F
    Kolloch, T
    Muth, A
    FOURTH INTERNATIONAL WORKSHOP ON REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 1997, : 276 - 283
  • [6] Hardware-software co-synthesis of hard real-time systems with reconfigurable FPGAs
    Ali, FM
    Das, AS
    COMPUTERS & ELECTRICAL ENGINEERING, 2004, 30 (07) : 471 - 489
  • [7] The REAR Framework for Emulation and Analysis of Embedded Hard Real-Time Systems
    S. Petters
    A. Muth
    T. Kolloch
    T. Hopfner
    F. Fischer
    G. Färber
    Design Automation for Embedded Systems, 2000, 5 : 237 - 250
  • [8] Hardware Support for WCET Analysis of Hard Real-Time Multicore Systems
    Paolieri, Marco
    Quinones, Eduardo
    Cazorla, Francisco J.
    Bernat, Guillem
    Valero, Mateo
    ISCA 2009: 36TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2009, : 57 - 68
  • [9] Pure dynamic task scheduling in hard real-time distributed systems
    Swim, BR
    Benmaiza, M
    Tayli, M
    Woodward, MC
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 384 - 392
  • [10] The REAR framework for emulation and analysis of embedded hard real-time systems
    Petters, S
    Muth, A
    Kolloch, T
    Hopfner, T
    Fischer, F
    Färber, G
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2000, 5 (3-4) : 237 - 250