A Brief Introduction on Contemporary High-Level Synthesis

被引：0
|
作者：
Ren, Haoxing [1 ]
机构：
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
来源：
2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT) | 2014年
关键词：
High-Level Synthesis;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper tries to give a brief introduction on contemporary High-Level Synthesis (HLS). It covers following areas on HLS: design languages, main algorithms and flow, available commercial and academic tools, HLS application space, benefits of using HLS, and remaining challenges. The goals of this paper are to give reader an overview of HLS area, promote the adoption of HLS in the industry, and point out interesting research directions.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] An evolutionary algorithm for the allocation problem in high-level synthesis
    Harmanani, HM
    Saliba, R
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2005, 14 (02) : 347 - 366
  • [42] Combining Dynamic & Static Scheduling in High-level Synthesis
    Cheng, Jianyi
    Josipovic, Lana
    Constantinides, George A.
    Ienne, Paolo
    Wickerson, John
    2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 288 - 298
  • [43] Advanced High-Level Synthesis techniques based on metamodel
    Cieszewski, Radoslaw
    Romaniuk, Ryszard
    Pozniak, Krzysztof
    Linczuk, Maciej
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2024, 70 (04) : 1049 - 1056
  • [44] Genetic algorithms for high-level synthesis in VLSI design
    Mandal, C
    Chakrabarti, PP
    MATERIALS AND MANUFACTURING PROCESSES, 2003, 18 (03) : 355 - 383
  • [45] Accurate TSV Number Minimization in High-Level Synthesis
    Lee, Chih-Hung
    Huang, Shih-Hsu
    Cheng, Chun-Hua
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (05) : 1527 - 1543
  • [46] Hand-in-hand Verification of High-level Synthesis
    Karfa, C.
    Sarkar, D.
    Mandal, C.
    Reade, C.
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 429 - 434
  • [47] Function-level module sharing techniques in high-level synthesis
    Nishikawa, Hiroki
    Shirane, Kenta
    Nozaki, Ryohei
    Taniguchi, Ittetsu
    Tomiyama, Hiroyuki
    ETRI JOURNAL, 2020, 42 (04) : 527 - 533
  • [48] Tensor Optimization for High-Level Synthesis Design Flows
    Siracusa, Marco
    Ferrandi, Fabrizio
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 4217 - 4228
  • [49] A Dynamic Memory Allocation Library for High-Level Synthesis
    Giamblanco, Nicholas V.
    Anderson, Jason H.
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 314 - 320
  • [50] Coupling-aware high-level interconnect synthesis
    Lyuh, CG
    Kim, T
    Kim, KW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (01) : 157 - 164
12345