Neutron soft-error simulation for semiconductor memory devices

被引:0
|
作者
Kawakami, Y [1 ]
Yamamoto, Y
Tanaka, K
Hane, M
Watanabe, Y
机构
[1] NEC Corp Ltd, Silicon Syst Res Labs, Kanagawa, Japan
[2] NEC Informatec Syst Ltd, Tsukuba, Ibaraki, Japan
[3] NEC Corp Ltd, Silicon Syst Res Labs, Sagamihara, Kanagawa, Japan
[4] Kyushu Univ, Dept Energy Engn Sci, Fukuoka 812, Japan
来源
NEC RESEARCH & DEVELOPMENT | 2002年 / 43卷 / 02期
关键词
soft error; SER (soft error rate); MBE (multiple-bit error); cosmic ray neutron; DRAM; ECC (error check and correct); LA150; QMD (quantum molecular dynamics); 3D device simulation; charge collection model; critical charge;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reported here is the development of a neutron induced soft error simulation system for semiconductor memory devices that (1) employs neutron-silicon-nucleus-reaction data, including the most recently available public data (LA150) and data that has been extended from LA150 by means of quantum molecular dynamics (QMD) calculations, and (2) uses 3D device simulations for efficient computation of excess charge collection. Monte Carlo (MC) calculations also help the system achieve fast, accurate calculation of soft error rates (SERs), most notably multiple-bit error (MBE) rates. In an examination of several generations of DRAM chips, the system found that, at low critical charge (Qc; i.e., the minimum charge which "bit-upset" is occurred in a memory cell), light-mass recoil-ions contribute significantly not only to total-SERs but also to MBE rates, and it also showed that MBE rates increase more dramatically with decreasing critical charge values than do total-SER values. This suggests that the design of future low critical-charge memory devices will need to take into account the effect not only of such light ions on SERs but also of critical-charge values on MBE rates.
引用
收藏
页码:146 / 152
页数:7
相关论文
共 50 条
  • [1] Neutron-induced soft-error simulation technology for logic circuits
    Uemura, Taiki
    Tosaka, Yoshiharu
    Satoh, Shigeo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3256 - 3259
  • [2] RELIABILITY OF SEMICONDUCTOR RAMS WITH SOFT-ERROR SCRUBBING TECHNIQUES
    YANG, GC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (05): : 337 - 344
  • [3] Accelerator-Based Thermal-Neutron Beam by Compact and Low-Cost Moderator for Soft-Error Evaluation in Semiconductor Devices
    Uemura, Taiki
    Chung, Byungjin
    Kim, Jegon
    Shim, Hyewon
    Chung, Shinyoung
    Lee, Brandon
    Choi, Jaehee
    Ohnishi, Shota
    Machida, Ken
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [4] Accelerator-Based Thermal-Neutron Beam by Compact and Low-Cost Moderator for Soft-Error Evaluation in Semiconductor Devices
    Uemura, Taiki
    Chung, Byungjin
    Kim, Jegon
    Shim, Hyewon
    Chung, Shinyoung
    Lee, Brandon
    Choi, Jaehee
    Ohnishi, Shota
    Machida, Ken
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [5] Online Soft-Error Vulnerability Estimation for Memory Arrays
    Vijayan, Arunkumar
    Koneru, Abhishek
    Ebrahimi, Mojtaba
    Chakrabarty, Krishnendu
    Tahoori, Mehdi B.
    2016 IEEE 34TH VLSI TEST SYMPOSIUM (VTS), 2016,
  • [6] Self-consistent integrated system for susceptibility to terrestrial neutron induced soft-error of sub-quarter micron memory devices
    Yahagi, Y
    Ibe, E
    Saito, Y
    Eto, A
    Sato, M
    Kameyama, H
    Terunuma, K
    Nunomiya, T
    Nakamura, T
    Renberg, PU
    Prokofiev, A
    2002 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2002, : 143 - 146
  • [7] Soft-error simulation system and application to SRAM design
    Satoh, S
    Sudo, R
    Tashiro, H
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1996, 32 (01): : 119 - 127
  • [8] Soft-Error Performance Evaluation on Emerging Low Power Devices
    Liu, Huichu
    Cotter, Matthew
    Datta, Suman
    Narayanan, Vijaykrishnan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (02) : 732 - 741
  • [9] Soft-error mitigation by means of decoupled transactional memory threads
    Sanchez, Daniel
    Cebrian, Juan M.
    Garcia, Jose M.
    Aragon, Juan L.
    DISTRIBUTED COMPUTING, 2015, 28 (02) : 75 - 90
  • [10] CMOS/SOS HIGH SOFT-ERROR THRESHOLD MEMORY CELL
    HSUEH, FL
    NAPOLI, LS
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1985, 32 (06) : 4155 - 4158