Double-Gate Two-Step Source/Drain Poly-Si Thin-Film Transistor

被引:3
作者
Chien, Feng-Tso [1 ]
Hung, Chih-Ping [1 ]
Chiu, Hsien-Chin [2 ]
Kang, Tsung-Kuei [1 ]
Cheng, Ching-Hwa [1 ]
Tsai, Yao-Tsung [3 ]
机构
[1] Feng Chia Univ, Dept Elect Engn, Taichung 407, Taiwan
[2] Chang Gung Univ, Dept Elect Engn, Taoyuan 33302, Taiwan
[3] Natl Cent Univ, Dept Elect Engn, Jhongli 320, Taiwan
关键词
thin-film transistor (TFT); polycrystalline silicon (poly-Si); kink effect; two-step source; drain (TSD); double gate (DG); TFT; CHANNEL;
D O I
10.3390/coatings9040233
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A current improved and electric field reduced double-gate (DG) polycrystalline silicon thin-film transistor with two-step source/drain (DGTSD-TFT) design is proposed and demonstrated in this study. The two-step source/drain (TSD) design, which consists of a raised source/drain (RSD) area together with a partial gate overlapped lightly doped drain (P-GOLDD) structure, can lower the device drain electric field (DEF) to reveal a better device performance. Comparisons have been made with respect to a traditional single top gate (STG) device. The operation current of the proposed DGTSD-TFT is almost twice as large as that of the STG structure. The OFF-state leakage current and kink effect, as well as the ON/OFF current ratio for this double-gate and two-step source/drain structure, are also improved simultaneously because of a reduced DEF. A hot carrier stress test reveals that that two-step source/drain structure can achieve more stable device characteristics than the traditional device.
引用
收藏
页数:7
相关论文
共 18 条
[1]  
[Anonymous], 2004, ISE TCAD MAN REL 10
[2]   Inverse staggered poly-Si and amorphous Si double structure TFT's for LCD panels with peripheral driver circuits integration [J].
Aoyama, T ;
Ogawa, K ;
Mochizuki, Y ;
Konishi, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :701-705
[3]   Novel low-temperature polysilicon thin-film transistors with a self-aligned gate and raised source/drain formed by the damascene process [J].
Chang, Kow Ming ;
Lin, Gin Min ;
Yang, Guo Liang .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) :806-808
[4]   Enhanced Current Drive of Double-Gate α-IGZO Thin-Film Transistors [J].
Chen, Tsang-Long ;
Huang, Kuan-Chang ;
Lin, Hsuan-Yi ;
Chou, C. H. ;
Lin, H. H. ;
Liu, C. W. .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) :417-419
[5]   A High-Current Kink Effect Free Z-Gate Poly-Si Thin-Film Transistor [J].
Chien, Feng-Tso ;
Yu, Cheng-Hao ;
Chen, Chii-Wen ;
Cheng, Ching-Hwa ;
Kang, Tsung-Kuei ;
Chiu, Hsien-Chin .
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (07) :886-889
[6]   A Kink-Effect-Free Poly-Si Thin-Film Transistor With Current and Electric Field Split Structure Design [J].
Chien, Feng-Tso ;
Chen, Yi-Ju .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) :2547-2555
[7]   The effect of gate overlap lightly doped drains on low temperature poly-Si thin film transistors [J].
Cho, Jaehyun ;
Jung, Sungwook ;
Jang, Kyungsoo ;
Park, Hyungsik ;
Heo, Jongkyu ;
Lee, Wonbaek ;
Gong, DaeYoung ;
Park, Seungman ;
Choi, Hyungwook ;
Jung, Hanwook ;
Choi, Byoungdeog ;
Yi, Junsin .
MICROELECTRONICS RELIABILITY, 2012, 52 (01) :137-140
[8]   An Enhanced Voltage Programming Pixel Circuit for Compensating GB-Induced Variations in Poly-Si TFTs for AMOLED Displays [J].
Ho, Chih-Hsiang ;
Lu, Chao ;
Roy, Kaushik .
JOURNAL OF DISPLAY TECHNOLOGY, 2014, 10 (05) :345-351
[9]   Anomalous Kink Effect Induced by Bottom-Shield-Metal in LTPS TFTs on Plastic Substrates [J].
Kim, Ki Woo ;
Kang, Jongseuk ;
Ku, Hoewoo ;
Lee, Kyungho ;
Kim, Hyun Jae .
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (10) :1524-1527
[10]   Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation [J].
Kimura, Mutsumi .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (03) :705-709