Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain

被引：27
作者：
Kim, Jang Hyun [1 ,2 ]
Kim, Hyun Woo [2 ,3 ]
Kim, Garam [2 ,3 ]
Kim, Sangwan [4 ]
Park, Byung-Gook [1 ,2 ]
机构：
[1] Seoul Natl Univ, Dept Elect, Interuniv Semicond Res Ctr, Seoul 151744, South Korea
[2] Seoul Natl Univ, Dept Comp Engn, Seoul 151744, South Korea
[3] Seoul Natl Univ, Dept Elect, Seoul 151744, South Korea
[4] Ajou Univ, Dept Elect & Comp Engn, Suwon 16944, South Korea
来源：
MICROMACHINES | 2019年 / 10卷 / 01期
关键词：
band-to-band tunneling; tunnel field-effect transistor; low operating power device; tunneling resistance; sub- threshold swing; ambipolar current; elevated drain; FET; SUBTHRESHOLD;
D O I：
10.3390/mi10010030
中图分类号：
O65 [分析化学];
学科分类号：
070302 ; 081704 ;
摘要：
In this paper, a novel tunnel field-effect transistor (TFET) has been demonstrated. The proposed TFET features a SiGe channel, a fin structure and an elevated drain to improve its electrical performance. As a result, it shows high-level ON-state current (I-ON) and low-level OFF-state current (I-OFF); ambipolar current (I-AMB). In detail, its I-ON is enhanced by 24 times more than that of Si control group and by 6 times more than of SiGe control group. The I-AMB can be reduced by up to 900 times compared with the SiGe control group. In addition, technology computer-aided design (TCAD) simulation is performed to optimize electrical performance. Then, the benchmarking of ON/OFF current is also discussed with other research group's results.
引用
收藏
页数：10
相关论文
共 37 条
[1]   30-nm Tunnel FET With Improved Performance and Reduced Ambipolar Current [J].
Anghel, Costin ;
Hraziia ;
Gupta, Anju ;
Amara, Amara ;
Vladimirescu, Andrei .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) :1649-1654
[2]   Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric [J].
Anghel, Costin ;
Chilagani, Prathyusha ;
Amara, Amara ;
Vladimirescu, Andrei .
APPLIED PHYSICS LETTERS, 2010, 96 (12)
[3]  
[Anonymous], 2014, P IEEE S VLSI T JUN
[4]   Improved Subthreshold and Output Characteristics of Source-Pocket Si Tunnel FET by the Application of Laser Annealing [J].
Chang, Hsu-Yu ;
Adams, Bruce ;
Chien, Po-Yen ;
Li, Jiping ;
Woo, Jason C. S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) :92-96
[5]   Low-Temperature Polycrystalline-Silicon Tunneling Thin-Film Transistors With MILC [J].
Chen, Yi-Hsuan ;
Yen, Li-Chen ;
Chang, Tien-Shun ;
Chiang, Tsung-Yu ;
Kuo, Po-Yi ;
Chao, Tien-Sheng .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) :1017-1019
[6]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[7]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[8]   CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With ≤ 50-mV/decade Subthreshold Swing [J].
Gandhi, Ramanathan ;
Chen, Zhixian ;
Singh, Navab ;
Banerjee, Kaustav ;
Lee, Sungjoo .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) :1504-1506
[9]   Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature [J].
Gandhi, Ramanathan ;
Chen, Zhixian ;
Singh, Navab ;
Banerjee, Kaustav ;
Lee, Sungjoo .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) :437-439
[10]   Band-to-band tunneling in Γ valley for Ge source lateral tunnel field effect transistor: Thickness scaling [J].
Jain, Prateek ;
Rastogi, Priyank ;
Yadav, Chandan ;
Agarwal, Amit ;
Chauhan, Yogesh Singh .
JOURNAL OF APPLIED PHYSICS, 2017, 122 (01)
1234