Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter

被引:8
|
作者
Kumar, N. Vinoth [1 ]
Chinnaiyan, V. Kumar [2 ]
Pradish, M. [1 ]
Karthikeyan, S. Prabhakar [1 ]
机构
[1] Cent Power Res Inst, Bangalore, Karnataka, India
[2] KPR Inst Engn & Technol, Coimbatore, Tamil Nadu, India
来源
FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ) | 2017年 / 117卷
关键词
THD; power quality; multilevel inverter; selective harmonics elimination;
D O I
10.1016/j.egypro.2017.05.203
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Several modulation techniques like Pulse Width Modulation (PWM), space vector modulation (SVM), Selective harmonic elimination (SHE) are developed for multilevel inverters to improve the quality of power. SHE technique is found to be best in comparison with other techniques for high power applications due to less switching losses and eliminates the lower order harmonics. In this paper, Simulated Annealing (SA) based technique is proposed to optimize the switching angles which reduces total harmonics distortion (THD). It is found that the proposed work shows better performance than the existing algorithms such as particle swarm optimization and cuckoo search. The experimental work is carried out for the seven level inverter and the results are validated practically. (C) 2017 The Authors. Published by Elsevier Ltd.
引用
收藏
页码:855 / 861
页数:7
相关论文
共 50 条
  • [31] Two Novel Switched-Capacitor Based Multi-Level Inverter Topologies
    Karimi, Mahdi
    Kargar, Paria
    Varesi, Kazem
    34TH INTERNATIONAL POWER SYSTEM CONFERENCE (PSC2019), 2019, : 391 - 396
  • [32] Selective Harmonic Elimination of Cascaded Multilevel Inverter using BAT algorithm
    Ganesan, K.
    Barathi, K.
    Chandrasekar, P.
    Balaji, D.
    SMART GRID TECHNOLOGIES (ICSGT- 2015), 2015, 21 : 651 - 657
  • [33] Trends and Challenges in Multi-Level Inverter with Reduced Switches
    Srinivasan, Ganesh Kumar
    Rivera, Marco
    Loganathan, Vijayaraja
    Ravikumar, Dhanasekar
    Mohan, Balaji
    ELECTRONICS, 2021, 10 (04) : 1 - 23
  • [34] GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches: An Experimental Study
    Bektas, Enes
    Karaca, Hulusi
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2019, 25 (03) : 10 - 17
  • [35] An efficient and high gain switched-capacitor based multi-level inverter
    Anand, Ravi
    Mandal, Rajib Kumar
    ENGINEERING RESEARCH EXPRESS, 2022, 4 (03):
  • [36] Novel nine level switched capacitor multi-level inverter based STATCOM for distribution system
    Sharma, Himanshu
    Nanda, Haresh
    Yadav, Arvind
    COMPUTERS & ELECTRICAL ENGINEERING, 2024, 120
  • [37] ANN control of nine level NPC voltage inverter based on selective harmonics elimination
    Khoukha, Imarazene
    Hachemi, Chekireb
    El Madjid, Berkouk
    INTERNATIONAL AEGEAN CONFERENCE ON ELECTRICAL MACHINES AND POWER ELECTRONICS & ELECTROMOTION, PROCEEDINGS, 2007, : 587 - +
  • [38] A Novel Boost Switched-Capacitor Based Multi-Level Inverter Structure
    Kargar, Paria
    Karimi, Mandi
    Varesi, Kazem
    2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
  • [39] A novel structure for multi-level inverter with reduced components
    Hosseinpour, Majid
    Seifi, Ali
    Rahimian, Mohammad Mohsen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (12) : 2160 - 2179
  • [40] Reconfigurable Selective Harmonic Elimination Technique for Wide Range Operations in Asymmetric Cascaded Multilevel Inverter
    Kavitha, R.
    Thottungal, Rani
    JOURNAL OF POWER ELECTRONICS, 2018, 18 (04) : 1037 - 1050