Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter

被引：8

作者：

Kumar, N. Vinoth ^{[1
]}

Chinnaiyan, V. Kumar ^{[2
]}

Pradish, M. ^{[1
]}

Karthikeyan, S. Prabhakar ^{[1
]}

机构：

[1] Cent Power Res Inst, Bangalore, Karnataka, India

[2] KPR Inst Engn & Technol, Coimbatore, Tamil Nadu, India

来源：

FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ) | 2017年 / 117卷

关键词：

THD; power quality; multilevel inverter; selective harmonics elimination;

D O I：

10.1016/j.egypro.2017.05.203

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Several modulation techniques like Pulse Width Modulation (PWM), space vector modulation (SVM), Selective harmonic elimination (SHE) are developed for multilevel inverters to improve the quality of power. SHE technique is found to be best in comparison with other techniques for high power applications due to less switching losses and eliminates the lower order harmonics. In this paper, Simulated Annealing (SA) based technique is proposed to optimize the switching angles which reduces total harmonics distortion (THD). It is found that the proposed work shows better performance than the existing algorithms such as particle swarm optimization and cuckoo search. The experimental work is carried out for the seven level inverter and the results are validated practically. (C) 2017 The Authors. Published by Elsevier Ltd.

引用

页码：855 / 861

页数：7

共 50 条

[1] Selective Harmonic Elimination PWM For a Cascaded Multi-level Inverter
Kouzou, Ahmed Lakhdar
Krama, Abdelbasset
Refaat, Shady S.
Abu -Rub, Haitham
2020 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2020, : 1145 - 1150
[2] Mathematical modeling and engineering design of multi-level inverter based on selective harmonic elimination
Salman, Layth
Al-Badrani, Harith
PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (11): : 83 - 86
[3] Elimination of Selective Harmonics in a Multi-Level Inverter
Dhal, P. K.
Rajan, C. Christober Asir
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 20 - 25
[4] Optimization Based Selective Harmonic Elimination in Multi-Level Inverters
Sahu, Neha
Londhe, Narendra D.
2017 NATIONAL POWER ELECTRONICS CONFERENCE (NPEC), 2017, : 325 - 329
[5] Selective Harmonic Elimination : An Comparative Analysis for Seven level Inverter
Kumar, N. Vinoth
Chinnaiyan, V. Kumar
Pradish, M.
Divekar, M. S.
PROCEEDINGS OF THE 2016 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (TECHSYM), 2016, : 157 - 162
[6] Selective Harmonic Elimination in Five Level Inverter using Sine Cosine Algorithm
Sahu, Neha
Londhe, Narendra D.
2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 385 - 388
[7] RTC Based Solar Power Multi-Level Inverter
Kurian, Geevarghese Mathew
Jeyanthy, Aruna
Devaraj, D.
Anilkumar, P. G.
2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 1875 - 1880
[8] RSO based selective harmonic elimination control for nine-level switched capacitor inverter
Sen, Priyanka
Sahoo, Ashwin K.
Panda, Kaibalya P.
Jha, Vandana
INTERNATIONAL JOURNAL OF EMERGING ELECTRIC POWER SYSTEMS, 2024,
[9] Multilevel selective harmonic elimination PWM technique in the nine level voltage inverter
Khoukha, Imarazene
Hachemi, Chekireb
El Madjid, Berkouk
2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : 387 - +
[10] A MODIFIED HARMONIC ELIMINATION METHOD WITH A WIDE RANGE OF MODULATION INDICES FOR MULTI-LEVEL INVERTER WITH UNEQUAL DC-SOURCES
Aghdam, M. G. Hosseini
Fathi, S. H.
Gharepetian, G. B.
LATIN AMERICAN APPLIED RESEARCH, 2009, 39 (01) : 65 - 74

← 1 2 3 4 5 →