共 14 条
[1]
The charge-share modified precharge-level (CSM) architecture for high-speed and low-power ferroelectric memory
[J].
1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS,
1996,
:50-51
[4]
Jiang B, 1997, 1997 SYMPOSIUM ON VLSI TECHNOLOGY, P141, DOI 10.1109/VLSIT.1997.623738
[5]
Kang HB, 2001, 2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P125
[6]
KRAUS W, 1998, S VLSI CIRC, P242
[7]
A 64Mbit embedded FeRAM utilizing a 130nm, 5LM Cu/FSG logic process
[J].
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2003,
:175-176
[8]
MIYAKAWA T, 1999, IEEE INT SOL STAT CI, V42, P104
[9]
Moise T. S., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P940, DOI 10.1109/IEDM.1999.824305
[10]
Moise TS, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P535, DOI 10.1109/IEDM.2002.1175897