共 50 条
- [42] Reliability-aware floorplanning for 3D circuits IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 81 - 82
- [43] Distributed Thermal-Aware Task Scheduling for 3D Network-on-Chip 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 494 - 495
- [44] Thermal-aware 3D Design for Side-channel Information Leakage PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 520 - 527
- [45] Thermal-aware Dynamic Buffer Allocation for Proactive Routing Algorithm on 3D Network-on-Chip Systems 2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
- [46] Thermal-aware task mapping for communication energy minimization on 3D NoC IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
- [47] Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [48] A Novel 3D algorithm for VLSI Floorplanning INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEM DESIGN, 2013, 8760
- [49] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30