A Combination of Evolutionary Algorithm and Mathematical Programming for the 3D Thermal-Aware Floorplanning Problem

被引:0
|
作者
Cuesta, David [1 ]
Risco-Martin, Jose L. [1 ]
Ayala, Jose L. [1 ]
Ignacio Hidalgo, J. [1 ]
机构
[1] Univ Complutense Madrid, Dept Comp Architecture & Automat, E-28040 Madrid, Spain
关键词
Multi-Objective Optimization; Evolutionary Computation; Genetic Algorithms; Mathematical Programming; Floorplanning; Thermal Aware Design;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
(1)Heat removal and power density distribution delivery have become two major reliability concerns in 3D stacked technology. Additionally, the placement of Through-Silicon-Vias (TSVs) for connecting different layers is one of the key issues in 3D technology. Although a few recent works have considered thermal-aware placement of cores in chip multiprocessor architectures, the concepts of 3D and TSVs have not been conveniently incorporated. Therefore, new suitable exploration methods for the 3D thermal-aware floorplaning problem need to be developed. In this paper we analyze the benefits of two different exploration techniques for the floorplanning problem: Multi-Objective Genetic Algorithm (MOGA) and a Mixed Integer Linear Program (MILP). We present a novel algorithm that uses MILP to minimize average temperature in the 3D chip, whereas uses MOGA to insert TSVs, connecting the layers while the total wire length is minimized. Our experiments with two different 3D chips show that our algorithm achieves 10% reduction in the maximum temperature and thermal gradient.
引用
收藏
页码:1731 / 1738
页数:8
相关论文
共 50 条
  • [41] A Novel Thermal-Aware Floorplanning and TSV Assignment With Game Theory for Fixed-Outline 3-D ICs
    Guan, Wenbo
    Tang, Xiaoyan
    Lu, Hongliang
    Zhang, Yuming
    Zhang, Yimen
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (11) : 1639 - 1652
  • [42] Reliability-aware floorplanning for 3D circuits
    Minz, J
    Wong, E
    Lim, SK
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 81 - 82
  • [43] Distributed Thermal-Aware Task Scheduling for 3D Network-on-Chip
    Cui, Yingnan
    Zhang, Wei
    Yu, Hao
    2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 494 - 495
  • [44] Thermal-aware 3D Design for Side-channel Information Leakage
    Gu, Peng
    Stow, Dylan
    Barnes, Russell
    Kursun, Eren
    Xie, Yuan
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 520 - 527
  • [45] Thermal-aware Dynamic Buffer Allocation for Proactive Routing Algorithm on 3D Network-on-Chip Systems
    Lee, Yuan-Sheng
    Hsin, Hsien-Kai
    Chen, Kun-Chih
    Chang, En-Jui
    Wu, An-Yeu
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [46] Thermal-aware task mapping for communication energy minimization on 3D NoC
    Shen, Lili
    Wu, Ning
    Yan, Gaizhen
    Ge, Fen
    IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
  • [47] Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips
    Jiao, Fengxian
    Dong, Sheqin
    Yu, Bei
    Li, Bing
    Schlichtmann, Ulf
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [48] A Novel 3D algorithm for VLSI Floorplanning
    Rani, D. Gracia Nirmala
    Rajaram, S.
    Sudarsan, Athira
    INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEM DESIGN, 2013, 8760
  • [49] Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling
    Guo, Wei
    Zhang, Minxuan
    Li, Peng
    Yao, Chaoyun
    Zhou, Hongwei
    COMPUTER ENGINEERING AND TECHNOLOGY, 2016, 592 : 23 - 30
  • [50] On Runtime Communication and Thermal-Aware Application Mapping and Defragmentation in 3D NoC Systems
    Li, Bing
    Wang, Xiaohang
    Singh, Amit Kumar
    Mak, Terrence
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (12) : 2775 - 2789