Fine-Grained Data Committing for Persistent Memory

被引:0
作者
Lu, Tianyue [1 ]
Liu, Yuhang [1 ]
Chen, Mingyu [1 ]
机构
[1] Univ Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Chinese Acad Sci, Beijing, Peoples R China
来源
2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017) | 2017年
基金
美国国家科学基金会;
关键词
Non-Volatile Memory; Persistent Memory; Data Committing;
D O I
10.1109/ISPA/IUCC.2017.00071
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Non-Volatile Memory (NVM) is better than traditional DRAM with respect to energy efficiency and larger capacity, so NVM has begun to be used as main memory. NVM provides data persistence that data written into NVM will not be lost during unexpected system failure occurs. Data persistence is mandatory for programs such as file system and database. However, traditional memory protocol cannot provide an mechanism for programs to guarantee data persistence because the write instructions do not ensure that data would be eventually written into the memory media. Furthermore, extra global operations such as PCOMMIT for data committing could incur significant performance loss, especially for multi-task programs. To address this issue, we propose a hardware-software coordinated mechanism to achieve low-overhead data committing. Write queues in memory controller are divided into multiple sub-queues for monitoring write commands for different address ranges. Programs can query write queues to check the execution status of previous written commands through a series of OS-managed library APIs. Fine-grained data committing can reduce the interferences among processes effectively. Extensive evaluations show that per-task data committing brings an average 1.78x performance improvement than original global committing mechanism and accelerates the data committing by 2.07 times.
引用
收藏
页码:438 / 443
页数:6
相关论文
共 20 条
[1]   Resistive Random Access Memory (ReRAM) Based on Metal Oxides [J].
Akinaga, Hiroyuki ;
Shima, Hisashi .
PROCEEDINGS OF THE IEEE, 2010, 98 (12) :2237-2251
[2]  
[Anonymous], 2011, DRAMSIM2 CYCLE ACCUR
[3]  
[Anonymous], 2007, PROC 3 BIENNIAL C IN
[4]  
[Anonymous], 2014, Intel Architecture Instruction Set Extensions Programming Reference (319433-022)
[5]  
Chhabra S., ISCA 2011
[6]  
Condit J., P 22 ACM SIGOPS S OP, P133
[7]  
Guerra Jorge., 2012, P 2012 USENIX ANN TE, P319
[8]  
Liu Y. H., 2015, P INT C HIGH PERF CO, P1
[9]   LPM: Concurrency-driven Layered Performance Matching [J].
Liu, Yu-Hang ;
Sun, Xian-He .
2015 44TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING (ICPP), 2015, :879-888
[10]  
Lu Y., 2016, ACM T STORAGE TOS MA