New reverse converters for the moduli set {2n-3,2n-1,2n+1,2n+3}

被引：32
作者：
Mohan, P. V. Ananda [1 ]
机构：
[1] Elect Corp India Ltd, Bangalore 560052, Karnataka, India
来源：
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2008年 / 62卷 / 09期
关键词：
Residue number systems (RNS); DSP; Three moduli sets; Reverse converters;
D O I：
10.1016/j.aeue.2007.08.008
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, three reverse converters for a recently proposed balanced moduli set {2(n) - 3,2(n) + 1,2(n) - 1,2(n) + 3} are presented. The first proposed converter is based oil mixed radix conversion (MRC) considering two moduli at a time in parallel and combining the residues using MRC. This converter does not need any ROM. This converter is derived through the use of higher Radix Montgomery's modulo multiplication for simplifying the hardware. The other two reverse converter implementations use ROMs as well as combinational logic. One of these is based oil MRC and another is based on Chinese remainder theorern (CRT). All the three proposed designs are compared with,I previously reported converter for this moduli set as well as other converters for three, four and five moduli sets regarding the hardware requirements and conversion time. (C) 2007 Elsevier GmbH. All rights reserved.
引用
收藏
页码：643 / 658
页数：16
相关论文
共 68 条
[41]   AN RNS TO BINARY CONVERTER IN 2N + 1, 2N, 2N - 1 MODULI SET [J].
PREMKUMAR, AB .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (07) :480-482
[42]   AN RNS TO BINARY CONVERTER IN A 3 MODULI SET WITH COMMON FACTORS [J].
PREMKUMAR, AB .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (04) :298-301
[43]   A formal framework for conversion from binary to residue numbers [J].
Premkumar, AB .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2002, 49 (02) :135-144
[44]   An RNS to binary converter in a three moduli set with common factors (vol 42, pg 298, 1995) [J].
Premkumar, B .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (01) :43-43
[45]   A new approach to elliptic curve cryptography: An RNS architecture [J].
Schinianakis, D. M. ;
Kakarountas, A. P. ;
Stouraitis, T. .
CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, :1241-1245
[46]   RNS-modulo reduction upon a restricted base value set and its applicability to RSA cryptography [J].
Schwemmlein, J ;
Posch, KC ;
Posch, R .
COMPUTERS & SECURITY, 1998, 17 (07) :637-650
[47]   A SINGLE-CHIP PIPELINED 2-D FIR FILTER USING RESIDUE ARITHMETIC [J].
SHANBHAG, NR ;
SIFERD, RE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (05) :796-805
[48]   An efficient VLSI design for a residue to binary converter for general balance moduli (2n-3, 2n+1, 2n-1, 2n+3) [J].
Sheu, MH ;
Lin, SH ;
Chen, CY ;
Yang, SW .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (03) :152-155
[49]   Implementation issues of the two-level residue number system with pairs of conjugate moduli [J].
Skavantzos, A ;
Abdallah, M .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (03) :826-838
[50]  
SKAVANTZOS A, 1999, P IEEE INT S CIRC SY, V3, P478
1234567