Design of 4:2 Energy-Efficient Compressor Using Hybrid 1-bit Full Adder

被引：0

作者：

Singh, Anil ^{[1
]}

Kumar, Manish ^{[1
]}

机构：

[1] Madan Mohan Malaviya Univ Technol, Dept ECE, Gorakhpur, Uttar Pradesh, India

来源：

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期

关键词：

Power dissipation; delay; power-delay product; 1-bit full adder; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper present an energy-efficient 4:2 compressor by utilizing hybrid 1-bit full adder which results in low power dissipation and less delay. The proposed circuit also uses only 28 transistors which results in enhancement in its performance. The proposed 4:2 compressor has power dissipation 909.22 pW and delay of 11.60 pS at 1.0V power supply whereas power dissipation of 18.29 nW and delay 1.73 pS

引用

页码：9 / 12

页数：4

共 50 条

[41] SDTSPC-technique for low power noise aware 1-bit full adder
Verma, Preeti
Sharma, Ajay K.
Noor, Arti
Pandey, Vinay S.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 92 (02) : 303 - 314
[42] Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems
Sanapala, Kishore
Sakthivel, Ramachandran
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (04) : 465 - 470
[43] 2T 2:1 MUX based 1 Bit Full Adder Design
Singh, Neeraj Kumar
Sharma, Purnima Kumari
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[44] A Novel 4T XOR based 1 Bit Full Adder Design
Singh, Neeraj Kumar
Sharma, Purnima Kumari
2014 INTERNATIONAL CONFERENCE FOR CONVERGENCE OF TECHNOLOGY (I2CT), 2014,
[45] Area-Improved High-Speed Hybrid 1-bit Full Adder Circuit Using 3T-XNOR Gate
Kadu, Chaitali P.
Sharma, Manish
2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
[46] Design of Baugh–Wooley multiplier in quantum-dot cellular automata using a novel 1-bit full adder with power dissipation analysis
A. Arunkumar Gudivada
Gnanou Florence Sudha
SN Applied Sciences, 2020, 2
[47] AN IMPLEMENTATION OF 1-BIT LOW POWER FULL ADDER BASED ON MULTIPLEXER AND PASS TRANSISTOR LOGIC
Parihar, Rajesh
Tiwari, Nidhi
Mandloi, Aditya
Kumar, Binod
2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
[48] Leakage Reduction Methodology of 1-bit Full Adder in 180nm CMOS Technology
Deb, Prasenjit
Majumder, Alak
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 199 - 203
[49] Design of an Energy Efficient 4-2 Compressor
Kumar, Manish
Nath, Jonali
INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225
[50] Fast and High-Performing 1-Bit Full Adder Circuit Based on Input Switching Activity Patterns and Gate Diffusion Input Technique
Hussain, Inamul
Chaudhury, Saurabh
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (04) : 1762 - 1787

← 1 2 3 4 5 →