Design of 4:2 Energy-Efficient Compressor Using Hybrid 1-bit Full Adder

被引：0

作者：

Singh, Anil ^{[1
]}

Kumar, Manish ^{[1
]}

机构：

[1] Madan Mohan Malaviya Univ Technol, Dept ECE, Gorakhpur, Uttar Pradesh, India

来源：

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期

关键词：

Power dissipation; delay; power-delay product; 1-bit full adder; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper present an energy-efficient 4:2 compressor by utilizing hybrid 1-bit full adder which results in low power dissipation and less delay. The proposed circuit also uses only 28 transistors which results in enhancement in its performance. The proposed 4:2 compressor has power dissipation 909.22 pW and delay of 11.60 pS at 1.0V power supply whereas power dissipation of 18.29 nW and delay 1.73 pS

引用

页码：9 / 12

页数：4

共 50 条

[31] 1-bit full adder design using next generation semiconductor devices and performance benchmarking at low supply voltages
S. Lakshmanachari
Sadulla Shaik
G. S. R. Satyanarayana
Inapudi Vasavi
Vallabhuni Vijay
Chandra Shekar Pittala
International Journal of System Assurance Engineering and Management, 2024, 15 : 950 - 956
[32] 1-bit full adder design using next generation semiconductor devices and performance benchmarking at low supply voltages
Lakshmanachari, S.
Shaik, Sadulla
Satyanarayana, G. S. R.
Vasavi, Inapudi
Vijay, Vallabhuni
Pittala, Chandra Shekar
INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2024, 15 (03) : 950 - 956
[33] A fast and energy-efficient hybrid 4-2 compressor for multiplication in nanotechnology
Maleknejad, Mojtaba
Sharifi, Fazel
Sharifi, Hojjat
JOURNAL OF SUPERCOMPUTING, 2024, 80 (08) : 11066 - 11088
[34] Two New Energy-Efficient Full Adder designs
Valashani, Majid Amini
Mirzakuchaki, Sattar
2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 655 - 660
[35] Design & Performance Analysis of Low Power 1-bit Full Adder at 90 nm node using PTL Logic
Das, Shibam Swamp
Mishra, Ruby
Mohapatra, S. K.
PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 636 - 639
[36] Design and analysis of a novel low-power and energy-efficient 18T hybrid full adder
Amini-Valashani, Majid
Ayat, Mehdi
Mirzakuchaki, Sattar
MICROELECTRONICS JOURNAL, 2018, 74 : 49 - 59
[37] Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
Bhattacharyya, Partha
Kundu, Bijoy
Ghosh, Sovan
Kumar, Vinay
Dandapat, Anup
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2001 - 2008
[38] Energy-efficient magnetic 4-2 compressor
Thapliyal, Himanshu
Mohammad, Azhar
Kumar, S. Dinesh
Sharifi, Fazel
MICROELECTRONICS JOURNAL, 2017, 67 : 1 - 9
[39] High Performance and Energy Efficient FinFET Based 1-Bit PT Full Adders
Saraswathi, Ch.
Rani, N. Usha
Nagateja, T.
2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH, 2016, : 334 - 337
[40] An Energy Efficient and Fast Hybrid Full Adder Circuit
Hussain, Md. Shahbaz
Kandpal, Jyoti
Malik, Aiman
Hasan, Mohd
2022 5TH INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2022,

← 1 2 3 4 5 →