Design of 4:2 Energy-Efficient Compressor Using Hybrid 1-bit Full Adder

被引：0

作者：

Singh, Anil ^{[1
]}

Kumar, Manish ^{[1
]}

机构：

[1] Madan Mohan Malaviya Univ Technol, Dept ECE, Gorakhpur, Uttar Pradesh, India

来源：

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期

关键词：

Power dissipation; delay; power-delay product; 1-bit full adder; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper present an energy-efficient 4:2 compressor by utilizing hybrid 1-bit full adder which results in low power dissipation and less delay. The proposed circuit also uses only 28 transistors which results in enhancement in its performance. The proposed 4:2 compressor has power dissipation 909.22 pW and delay of 11.60 pS at 1.0V power supply whereas power dissipation of 18.29 nW and delay 1.73 pS

引用

页码：9 / 12

页数：4

共 50 条

[21] Energy-Efficient Hybrid Full Adder (EEHFA) for Arithmetic Applications
Thiruvengadam Rajagopal
Arvind Chakrapani
National Academy Science Letters, 2022, 45 : 165 - 168
[22] Area-Efficient High-Speed Hybrid 1-bit Full Adder Circuit Using Modified XNOR Gate
Kadu, Chaitali P.
Sharma, Manish
2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
[23] Efficient 1-Bit Hybrid Full Adder Design with Low Power Delay Product Using FinFET-TGDI Technology: Simulation and Comparative Study
Bhau, Parthiv
Savani, Vijay
EMERGING VLSI DEVICES, CIRCUITS AND ARCHITECTURES, VDAT 2023, 2025, 1234 : 247 - 262
[24] A Low-Power CLA Adder using a 1-bit Hybrid Full-Adder on the 45nm Technology
Bonam, Raghavaiah
Mareedu, Sai Surya
Kumar, J. Prasanth
2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,
[25] New High Performance 1-Bit Full Adder Using Domino Logic
Verma, Shekhar
Kumar, Dhirendra
Marwah, Gaganpreet Kaur
2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 961 - 965
[26] Design and Implementation of a 1-bit FinFET Full Adder Cell for ALU in Subthreshold Region
Tahrim, 'Aqilah Binti Abdul
Tan, Michael Loong Peng
2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 44 - 47
[27] Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications
Tirumalasetty, Venkata Rao
Machupalli, Madhusudhan Reddy
INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (04) : 521 - 536
[28] Design of a novel low power 8-transistor 1-bit full adder cell
Wei, Yi
Shen, Ji-zhong
JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2011, 12 (07): : 604 - 607
[29] Low Power High Speed 1-bit Full Adder Circuit Design in DSM Technology
Yadav, Ashish
Shrivastava, Bhawna P.
Dadoria, Ajay Kumar
2017 IEEE INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION, INSTRUMENTATION AND CONTROL (ICICIC), 2017,
[30] Design of energy-efficient and high-speed hybrid decimal adder
Mashayekhi, Negin
Jaberipur, Ghassem
Reshadinezhad, Mohammad Reza
Moghimi, Shekoofeh
JOURNAL OF SUPERCOMPUTING, 2025, 81 (03)

← 1 2 3 4 5 →