Design of 4:2 Energy-Efficient Compressor Using Hybrid 1-bit Full Adder

被引：0

作者：

Singh, Anil ^{[1
]}

Kumar, Manish ^{[1
]}

机构：

[1] Madan Mohan Malaviya Univ Technol, Dept ECE, Gorakhpur, Uttar Pradesh, India

来源：

JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES | 2020年 / 15卷 / 1-2期

关键词：

Power dissipation; delay; power-delay product; 1-bit full adder; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper present an energy-efficient 4:2 compressor by utilizing hybrid 1-bit full adder which results in low power dissipation and less delay. The proposed circuit also uses only 28 transistors which results in enhancement in its performance. The proposed 4:2 compressor has power dissipation 909.22 pW and delay of 11.60 pS at 1.0V power supply whereas power dissipation of 18.29 nW and delay 1.73 pS

引用

页码：9 / 12

页数：4

共 50 条

[1] Area and Power Efficient 4-Bit Comparator Design by Using 1-Bit Full Adder Module
Sharma, Anjali
Sharma, Pranshu
2014 INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND GRID COMPUTING (PDGC), 2014, : 1 - 6
[2] Design of Fast and Efficient 1-bit Full Adder and its Performance Analysis
Shinde, Kunjan D.
Nidagundi, Jayashree C.
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 1275 - 1279
[3] Performance Comparison of 1-Bit Conventional and Hybrid Full Adder Circuits
Hussain, Inamul
Chaudhury, Saurabh
ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 43 - 50
[4] HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER
Kumar, Sachin
Kumar, Aman
Bansal, Puneet
2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 682 - 686
[5] Design and Implementation of 15-4 compressor Using 1-bit Semi Domino Full Adder at 28nm Technology
Raju, G.
Aruna, S.
Kumar, G. Ranjith
Krishna, S. V. Asu
2015 IEEE ASIAN PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA), 2015, : 26 - 31
[6] Performance Evaluation of Efficient Low Power 1-bit Hybrid Full Adder
Upadhyay, Rahul Mani
Chauhan, R. K.
Kumar, Manish
ADCAIJ-ADVANCES IN DISTRIBUTED COMPUTING AND ARTIFICIAL INTELLIGENCE JOURNAL, 2022, 11 (04): : 475 - 488
[7] Design of 1-bit Full Adder using β-Driven Threshold Element
Paul, Madhusmita
Kapoor, Neha
Modak, Rohini
Paul, Tathagata
Chaudhuri, Rajarshi Roy
Chowdhury, Subhajit Dutta
Sarkar, Mili
2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
[8] Design and analysis of 1-bit hybrid full adder cells for fast computation
Anand, Anubhav
Dhariwal, Sandeep
Lamba, Vijay Kumar
Kassa, Sankit
INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (01) : 195 - 195
[9] Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit
Bagwari, Ashish
Katna, Isha
2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 124 - 127
[10] Delay and Energy Efficiency Analysis of a 1-bit CMOS Full Adder
Kumar, Manish
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (2-3): : 263 - 269

← 1 2 3 4 5 →