FPGA Implementation of Dynamically Tunable Filters

被引：0

作者：

Senthilkumar, E. ^{[1
]}

Manikandan, J. ^{[2
]}

Agrawal, V. K. ^{[2
]}

机构：

[1] Karunya Univ, Elect & Instrumentat Engn, Tn, India

[2] PES Inst Technol, Crucible Res & Innovat CORI, Bangalore, Karnataka, India

来源：

2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI) | 2014年

关键词：

FIR Filters; Tunable Filters; FPGA; Signal Processing;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Digital Signal Processing techniques are extensively used in a large number of applications such as communication and multimedia and filtering concepts are considered as one of the basic elements needed for digital signal processing. This has motivated the design of digital filters for digital signal processors (DSPs) and Field Programmable Gate Arrays (FPGAs) based system design. The cut-off frequencies of these filters vary based on the requirements of application. In this paper, FPGA implementation of dynamically tunable Finite Impulse Response (FIR) filter is proposed, wherein the cut-off frequency can be dynamically changed on-the-fly without any need to program the FPGA. The proposed work is carried out to design high pass, low pass, band pass and band stop filters. The performance of the filters designed is evaluated for direct form structure and optimized structure using Virtex-5 FPGA board.

引用

页码：1852 / 1857

页数：6

共 50 条

[41] Design and FPGA Implementation of Self-Tuned Wave-Pipelined Filters with Distributed Arithmetic Algorithm
G. Seetharaman
B. Venkataramani
G. Lakshminarayanan
Circuits, Systems & Signal Processing, 2008, 27 : 261 - 276
[42] Implementation and Designing of FIR Filters using Kaiser Window for De-Noising of Electrocardiogram Signals on FPGA
Kumar, Surender
Mehra, Rajesh
Chandni
2016 IEEE 7TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2016,
[43] New digital demodulator with matched filters and curve segmentation techniques for BFSK demodulation: FPGA implementation and results
Torres, J.
Hernandez, F.
Habermann, J.
INGENIERIA E INVESTIGACION, 2016, 36 (01): : 105 - 110
[44] FPGA Implementation of Real Time Video Signal Processing Using Sobel, Robert, Prewitt and Laplacian Filters
Onat, Emrah
2017 25TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2017,
[45] Low Cost FPGA Implementation of SPWM Using Dynamically Configurable Switching Frequency for Three Phase Voltage Source Inverter
Ranganathan, Senthilkumar
Sriharsha, H. S.
Krishnan, Ravi Kumar
2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2015, : 105 - 109
[46] FPGA Implementation of 2-D Wave Digital Filters for Real Time Motion Feature Extraction
Kolonko, Lech
Velten, Joerg
Wagner, Daniel
Kummert, Anton
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2545 - 2548
[47] Low complexity reconfigurable complex filters for PAPR reduction of OFDM signals: analysis, design and FPGA implementation
Van-Nghia Tran
IET COMMUNICATIONS, 2018, 12 (13) : 1531 - 1539
[48] FPGA implementation of floating-point LMS adaptive filters using high-level synthesis
Ushenina, Inna, V
VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2022, (59): : 108 - 116
[49] Design and FPGA implementation of self-tuned wave-pipelined filters with distributed arithmetic algorithm
Seetharaman, G.
Venkataramani, B.
Lakshminarayanan, G.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2008, 27 (03) : 261 - 276
[50] Decomposition-based synthesis in implementation of digital filters for wavelet transform application targeted FPGA devices
Rawski, Mariusz
Falkowski, Bogdan
Luba, Tadeusz
2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 153 - +

← 1 2 3 4 5 →