FPGA Implementation of Dynamically Tunable Filters

被引:0
|
作者
Senthilkumar, E. [1 ]
Manikandan, J. [2 ]
Agrawal, V. K. [2 ]
机构
[1] Karunya Univ, Elect & Instrumentat Engn, Tn, India
[2] PES Inst Technol, Crucible Res & Innovat CORI, Bangalore, Karnataka, India
关键词
FIR Filters; Tunable Filters; FPGA; Signal Processing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Digital Signal Processing techniques are extensively used in a large number of applications such as communication and multimedia and filtering concepts are considered as one of the basic elements needed for digital signal processing. This has motivated the design of digital filters for digital signal processors (DSPs) and Field Programmable Gate Arrays (FPGAs) based system design. The cut-off frequencies of these filters vary based on the requirements of application. In this paper, FPGA implementation of dynamically tunable Finite Impulse Response (FIR) filter is proposed, wherein the cut-off frequency can be dynamically changed on-the-fly without any need to program the FPGA. The proposed work is carried out to design high pass, low pass, band pass and band stop filters. The performance of the filters designed is evaluated for direct form structure and optimized structure using Virtex-5 FPGA board.
引用
收藏
页码:1852 / 1857
页数:6
相关论文
共 50 条
  • [31] An implementation of tunable fuzzy filters for mixed noise reduction
    Muneyasu, M
    Asou, K
    Wada, Y
    Taguchi, A
    Hinamoto, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (02) : 482 - 484
  • [32] Asynchronous implementation of transient suppression in tunable HR filters
    Makundi, M
    Laakso, TI
    Liu, YH
    DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 815 - 818
  • [33] FPGA Implementation of Digital Filters for China Dark Matter Experiment
    Yang, Haoyan
    Xue, Tao
    Pan, Qiutong
    Liang, Bo
    Liu, Yinong
    Li, Jianmin
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2025, 72 (02) : 189 - 196
  • [34] DESIGN AND FPGA IMPLEMENTATION OF DIGIT-SERIAL FIR FILTERS
    Dawoud, D. S.
    Masupa, S.
    SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 216 - 222
  • [35] Design, Implementation, and Evaluation of Stochastic FIR Filters Based on FPGA
    Zihao Wang
    Tian Ban
    Circuits, Systems, and Signal Processing, 2023, 42 : 1142 - 1162
  • [36] Analysis of real-time tracking filters implementation in FPGA
    Haritha, Garivi
    Aparna, P.
    Srihari, Pathipati
    Satapathi, Gnane Swarnadh
    PROCEEDINGS OF 2018 IEEE DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2018, : 158 - 162
  • [37] FPGA Implementation of Digital Filters Synthesized Using the FRM Technique
    Yong Ching Lim
    Ya Jun Yu
    Huan Qun Zheng
    Say Wei Foo
    Circuits, Systems and Signal Processing, 2003, 22 (2) : 211 - 218
  • [38] Peak Cancellation Method With IIR Filters and Its FPGA Implementation
    Huang, Liying
    Yang, Jun
    Wei, Kefeng
    Chen, Zhen
    Zhang, Xiuyin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3704 - 3708
  • [39] Design and FPGA implementation of digit-serial fir filters
    Dawoud, DS
    Masupe, S
    2004 IEEE AFRICON: 7TH AFRICON CONFERENCE IN AFRICA, VOLS 1 AND 2: TECHNOLOGY INNOVATION, 2004, : 203 - 209
  • [40] FPGA Implementation of Wavelet Filters for Power System Harmonics Estimation
    Tiwari, Vinay K.
    Jain, Sachin K.
    2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 46 - 51