FPGA Implementation of Dynamically Tunable Filters

被引:0
|
作者
Senthilkumar, E. [1 ]
Manikandan, J. [2 ]
Agrawal, V. K. [2 ]
机构
[1] Karunya Univ, Elect & Instrumentat Engn, Tn, India
[2] PES Inst Technol, Crucible Res & Innovat CORI, Bangalore, Karnataka, India
来源
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI) | 2014年
关键词
FIR Filters; Tunable Filters; FPGA; Signal Processing;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Digital Signal Processing techniques are extensively used in a large number of applications such as communication and multimedia and filtering concepts are considered as one of the basic elements needed for digital signal processing. This has motivated the design of digital filters for digital signal processors (DSPs) and Field Programmable Gate Arrays (FPGAs) based system design. The cut-off frequencies of these filters vary based on the requirements of application. In this paper, FPGA implementation of dynamically tunable Finite Impulse Response (FIR) filter is proposed, wherein the cut-off frequency can be dynamically changed on-the-fly without any need to program the FPGA. The proposed work is carried out to design high pass, low pass, band pass and band stop filters. The performance of the filters designed is evaluated for direct form structure and optimized structure using Virtex-5 FPGA board.
引用
收藏
页码:1852 / 1857
页数:6
相关论文
共 50 条
  • [31] Dynamically Reconfigurable FPGA For Robotics Control
    Erdogan, S. S.
    Shaneyfelt, Ted
    Ng, Geok See
    Wahab, Abdul
    2008 10TH INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION ROBOTICS & VISION: ICARV 2008, VOLS 1-4, 2008, : 2277 - +
  • [32] A survey of dynamically reconfigurable FPGA devices
    Donthi, S
    Haggard, RL
    PROCEEDINGS OF THE 35TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2003, : 422 - 426
  • [33] A Dynamically Reconfigurable Platform for Fixed-Point FIR Filters
    Llamocca, Daniel
    Pattichis, Marios
    Vera, G. Alonzo
    2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, 2009, : 332 - +
  • [34] Design & Implementation of FIR Filters using On-Board ADC-DAC & FPGA
    Pujari, Sashank Shekhar
    Muduli, Prangya Paramita
    Panda, Amruta
    Badhai, Rashmita
    Nayak, Sofia
    Sahoo, Yougajyoty
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [35] Dynamically Reconfigurable Parallel Architecture Implementation of 2D Convolution for Image Processing over FPGA
    Jahiruzzaman, Md.
    Saha, Shumit
    Hawlader, Md. Abul Khayum
    2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
  • [36] Planar Tunable Filters in mm-Frequency Range From synthesis to technological implementation
    Prigent, Gaetan
    Vu, Thanh Mai
    Salleh, Mohd Khairul Mohd
    2014 IEEE ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS (APACE), 2014,
  • [37] FPGA Implementation of Reconfigurable Modulation System
    Mangala, J.
    Manikandan, J.
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 493 - 500
  • [38] Decentralized control for dynamically reconfigurable FPGA systems
    Trabelsi, Chiraz
    Meftali, Samy
    Dekeyser, Jean-Luc
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 871 - 884
  • [39] Broadband Implementation of Tunable, Substrate-Integrated, Evanescent-Mode, Cavity Bandpass Filters
    Saeedi, Shahrokh
    Lee, Juseop
    Sigmarsson, Hjalti
    2014 44TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2014, : 849 - 852
  • [40] FPGA Implementation of Radio Frequency Neural Networks
    Bhatia, Amit
    Robinson, Josh
    Carmack, Joseph
    Kuzdeba, Scott
    2022 IEEE 12TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2022, : 613 - 618