FPGA Implementation of Dynamically Tunable Filters

被引：0

作者：

Senthilkumar, E. ^{[1
]}

Manikandan, J. ^{[2
]}

Agrawal, V. K. ^{[2
]}

机构：

[1] Karunya Univ, Elect & Instrumentat Engn, Tn, India

[2] PES Inst Technol, Crucible Res & Innovat CORI, Bangalore, Karnataka, India

来源：

2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI) | 2014年

关键词：

FIR Filters; Tunable Filters; FPGA; Signal Processing;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Digital Signal Processing techniques are extensively used in a large number of applications such as communication and multimedia and filtering concepts are considered as one of the basic elements needed for digital signal processing. This has motivated the design of digital filters for digital signal processors (DSPs) and Field Programmable Gate Arrays (FPGAs) based system design. The cut-off frequencies of these filters vary based on the requirements of application. In this paper, FPGA implementation of dynamically tunable Finite Impulse Response (FIR) filter is proposed, wherein the cut-off frequency can be dynamically changed on-the-fly without any need to program the FPGA. The proposed work is carried out to design high pass, low pass, band pass and band stop filters. The performance of the filters designed is evaluated for direct form structure and optimized structure using Virtex-5 FPGA board.

引用

页码：1852 / 1857

页数：6

共 50 条

[21] Implementation of dynamically reconfigurable control structures on a single FPGA platform
Mathapati, Shashidhar
Boecker, Joachim
2007 EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS, VOLS 1-10, 2007, : 4609 - 4617
[22] Dynamically Tunable Light Absorbers as Color Filters Based on Electrowetting Technology
Wu, Jun
Du, Yaqiong
Xia, Jun
Zhang, Tong
Lei, Wei
Wang, Baoping
NANOMATERIALS, 2019, 9 (01)
[23] Design and FPGA implementation of a structure of evolutionary digital filters for hardware implementation
Abe, M
Arai, H
Kawamata, M
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 528 - 531
[24] Design and FPGA implementation of self tuned wavepipelined filters
Seetharaman, G.
Venkataramani, B.
Lakshminarayanan, G.
IETE JOURNAL OF RESEARCH, 2006, 52 (04) : 281 - 286
[25] FPGA Implementation of Particle Filters for Robotic Source Localization
Krishna, Adithya
van Schaik, Andre
Thakur, Chetan Singh
IEEE ACCESS, 2021, 9 : 98185 - 98203
[26] Hybrid MCM implementation for FIR filters in FPGA devices
Howard, Charles D.
DeBrunner, Linda S.
DeBrunner, Victor
CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 1422 - 1425
[27] FPGA implementation of fast digital FIR and IIR filters
Seshadri, R.
Ramakrishnan, S.
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (03):
[28] FPGA implementation of high speed parallel FIR filters
Zhang, Wei-Liang
Zhang, Yu
Yang, Zai-Chu
Yang, Zhi-Xing
Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2009, 31 (08): : 1819 - 1822
[29] Dynamically self-reconfigurable machine learning structure for FPGA implementation
Starzyk, J
Guo, Y
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 296 - 299
[30] Dynamically regularized RLS-DCD algorithm and its FPGA implementation
Liu, Jie
Zakharov, Yuriy
2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1876 - 1880

← 1 2 3 4 5 →