A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs

被引：19
作者：
Montazerolghaem, Mohammad Ali [1 ]
Moosazadeh, Tohid [1 ]
Yavari, Mohammad [1 ]
机构：
[1] Amirkabir Univ Technol, Integrated Circuits Design Lab, Dept Elect Engn, Tehran 1591634311, Iran
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2015年 / 62卷 / 09期
关键词：
Digital background calibration; least mean square (LMS) algorithm; piecewise linear model; split pipelined analog-to-digital converters (ADCs);
D O I：
10.1109/TCSII.2015.2435071
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A digital background calibration technique for pipelined analog-to-digital converters (ADCs) is proposed to correct the capacitor mismatch, finite dc gain, and nonlinearity of residue amplifiers. It divides the pipelined ADC into two equal channels and changes the decision points of sub-ADCs with a pseudo-random sequence to perform the digital background calibration. The difference between the digital outputs of the channels is used to drive the least mean square (LMS) machine to correct the mentioned errors and also the mismatch between the channels. In order to speed up the error correction, an accurate estimation for the errors is identified. The estimation is done by utilizing a piecewise linear model and a slope mismatch measurement technique in the digital domain. Behavioral simulations of a 12-bit 100-MS/s split pipelined ADC show that the convergence time of the proposed LMS calibration technique is significantly reduced in comparison with the conventional LMS algorithm for the same signal-to-noise-and-distortion ratio.
引用
收藏
页码：841 / 845
页数：5
相关论文
共 10 条
[1]   Fast split background calibration for pipelined ADCs enabled by slope mismatch averaging technique [J].
Adel, H. ;
Louerat, M. -M. ;
Sabut, M. .
ELECTRONICS LETTERS, 2012, 48 (06) :318-319
[2]   An 11-bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage [J].
Ahmed, Imran ;
Johns, David A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (07) :1626-1637
[3]   Background calibration techniques for multistage pipelined ADCs with digital redundancy [J].
Li, JP ;
Moon, UK .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (09) :531-538
[4]   Digital Background-Calibration Algorithm for "Split ADC" Architecture [J].
McNeill, John A. ;
Coln, Michael C. W. ;
Brown, D. Richard ;
Larivee, Brian J. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (02) :294-306
[5]   A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification [J].
Murmann, B ;
Boser, BE .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2040-2050
[6]   Digital background correction of harmonic distortion in pipelined ADCs [J].
Panigada, Andrea ;
Galton, Ian .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) :1885-1895
[7]   A 12-Bit 200-MHz CMOS ADC [J].
Sahoo, Bibhu Datta ;
Razavi, Behzad .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) :2366-2380
[8]  
Shen DL, 2005, IEEE INT SYMP CIRC S, P1382
[9]   Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering [J].
Shi, Longxing ;
Zhao, Wei ;
Wu, Jianhui ;
Chen, Chao .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (04) :239-243
[10]   Equalization-Based Digital Background Calibration Technique for Pipelined ADCs [J].
Zeinali, Behzad ;
Moosazadeh, Tohid ;
Yavari, Mohammad ;
Rodriguez-Vazquez, Angel .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) :322-333
1