共 50 条
- [1] Digital signal processing without performing arithmetic multiplication operations AMAZONIA INVESTIGA, 2020, 9 (25): : 200 - 205
- [2] Multi polynomial channel residue arithmetic for digital signal processing INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 10TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 1997, : 301 - 307
- [4] SPECIAL-PURPOSE VLSI SYNTHESIS TOOLS FOR DIGITAL SIGNAL-PROCESSING ALGORITHMS ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1993, 48 (1-2): : 89 - 103
- [5] Implementation of VLSI on Signal Processing-Based Digital Architecture Using AES Algorithm CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4729 - 4745
- [6] Implementation issues of 2-dimensional polynomial multipliers for signal processing using residue arithmetic IEE Proceedings E: Computers and Digital Techniques, 1993, 140 (01): : 45 - 53
- [7] Frequency Domain Testing: A New Approach in Online Test of VLSI Digital Signal Processing Systems 2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND TECHNOLOGY, VOL II, PROCEEDINGS, 2009, : 136 - 140
- [8] Musical Signal Processing Based on Digital Signal Processing Technology PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON MODELLING, IDENTIFICATION AND CONTROL, 2015, 119 : 159 - 162
- [9] A Framework for High Level Estimations of Signal Processing VLSI Implementations Journal of VLSI signal processing systems for signal, image and video technology, 2000, 25 : 261 - 284
- [10] Continuous Time Digital Signal Processing and Signal Reconstruction 2023 IEEE 13TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE, CCWC, 2023, : 1205 - 1211