Efficient Parallel Architecture for a Real-time UHD Scalable HEVC Encoder

被引:0
|
作者
Parois, Ronan [1 ]
Hamidouche, Wassim [2 ]
Vieron, Jerome [1 ]
Raulet, Mickael [1 ]
Deforges, Olivier [2 ]
机构
[1] ATEME, Paris, France
[2] IETR INSA Rennes, Rennes, France
来源
2017 25TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO) | 2017年
关键词
VIDEO CODING HEVC; EXTENSIONS; STANDARD;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The scalable extension (SHVC) of the High Efficiency Video Coding (HEVC) allows encoding in layers a video with multiple quality level such as resolution, bit-depth or Signal to Noise Ratio (SNR). Compared to the equivalent HEVC simulcast, the SHVC extension provides inter-layer prediction mechanisms enabling significant bit-rate savings. Moreover these inter-layer prediction mechanisms are less complex than those from former standards. Therefore, SHVC seems a promising solution for both broadcast and storage applications and is considered in the ATSC 3.0 as video coding solution. Indeed the spatial scalability is an application use-case considered in the ATSC 3.0. This paper proposes a scalable multi-layer architecture combining pipelined software HEVC encoders. The proposed architecture provides a good trade-off between parallelism over layer and latency. Moreover two configurations are proposed for Live or File encodings with real-time or best coding efficiency targets, respectively. Results present a 2x spatial scalability application of this architecture achieving in a low-delay configuration real-time video encodings of 1080p60 and 1600p30 sequences. Moreover the proposed SHVC solution also demonstrated real-time encodings of UHD contents at an ATSC 3.0 meeting in random-access configuration.
引用
收藏
页码:1465 / 1469
页数:5
相关论文
共 50 条
  • [41] Efficient verification of parallel real-time systems
    Tokyo Inst of Technology, Tokyo, Japan
    Formal Methods Syst Des, 2 (187-215):
  • [42] Algorithm and architecture design of the motion estimation for the H.265/HEVC 4K-UHD encoder
    Grzegorz Pastuszak
    Maciej Trochimiuk
    Journal of Real-Time Image Processing, 2016, 12 : 517 - 529
  • [43] Algorithm and architecture design of the motion estimation for the H.265/HEVC 4K-UHD encoder
    Pastuszak, Grzegorz
    Trochimiuk, Maciej
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2016, 12 (02) : 517 - 529
  • [44] A Scalable Massively Parallel Processor for Real-Time Image Processing
    Kurafuji, Takashi
    Haraguchi, Masaru
    Nakajima, Masami
    Nishijima, Tetsu
    Tanizaki, Tetsushi
    Yamasaki, Hiroyuki
    Sugimura, Takeaki
    Imai, Yuta
    Ishizaki, Masakatsu
    Kumaki, Takeshi
    Murata, Kan
    Yoshida, Kanako
    Shimomura, Eisuke
    Noda, Hideyuki
    Okuno, Yoshihiro
    Kamijo, Shunsuke
    Koide, Tetsushi
    Mattausch, Hans Juergen
    Arimoto, Kazutami
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (10) : 2363 - 2373
  • [45] Architecture of a flexible real-time video encoder/decoder: The DECchip 21230
    Adiletta, M
    Bernstein, D
    Emer, J
    Ho, S
    Wheeler, B
    MULTIMEDIA HARDWARE ARCHITECTURES 1997, 1997, 3021 : 136 - 148
  • [46] A real-time H.264/AVC VLSI encoder architecture
    Babionitakis, K.
    Doumenis, G.
    Georgakarakos, G.
    Lentaris, G.
    Nakos, K.
    Reisis, D.
    Sifnaios, I.
    Vlassopoulos, N.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (1-2) : 43 - 59
  • [47] A real-time H.264/AVC VLSI encoder architecture
    K. Babionitakis
    G. Doumenis
    G. Georgakarakos
    G. Lentaris
    K. Nakos
    D. Reisis
    I. Sifnaios
    N. Vlassopoulos
    Journal of Real-Time Image Processing, 2008, 3 : 43 - 59
  • [48] An Efficient Scalable Multi-granularity HEVC Encoder Based on Embedded System
    Sun, Shiming
    Jiang, Hongxu
    Liu, Tingshan
    Li, Bo
    2015 8TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), 2015, : 85 - 91
  • [49] A Scalable Architecture for Real-Time Monitoring of Large Information Systems
    Andreolini, Mauro
    Colajanni, Michele
    Pietri, Marcello
    2012 IEEE SECOND SYMPOSIUM ON NETWORK CLOUD COMPUTING AND APPLICATIONS (NCCA 2012), 2012, : 143 - 150
  • [50] Scalable hardware architecture for real-time dynamic programming applications
    Matthews, Brad
    Elhanany, Itamar
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 347 - +