Integrating Operation Scheduling and Binding for Functional Unit Power-Gating in High-Level Synthesis

被引:0
作者
Wang, Nan [1 ]
Wang, Hengxiao [1 ]
Jin, Yue [1 ]
Ye, Jiongyao [1 ]
机构
[1] ECUST, Sch Informat Sci & Engn, Shanghai 200237, Peoples R China
来源
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2017年
基金
中国国家自然科学基金;
关键词
Leakage energy; power gating; scheduling and binding; functional unit; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Power-gating-aware design has been an active area of research in the last decade, aiming at reducing power dissipation while meeting a desired system throughput. In this study, an algorithm integrating both scheduling and binding processes is developed with the functional unit (FU) power-gating technique, to achieve maximum leakage energy reduction under both performance and resource constraints. Firstly, the possible leakage energy reductions of all idle intervals are analyzed by evaluating the operation mobilities. Secondly, a min-cost flow-based algorithm is conducted to evaluate the total leakage energy saving from power-gating FUs, and operations are scheduled to the clock cycles with maximization of the leakage energy saving. Finally, all operations are bound to FUs following the min-cost flow solution of the network derived from the final scheduling result. Experimental results show the effectiveness of our algorithm in leakage energy reduction.
引用
收藏
页码:1129 / 1132
页数:4
相关论文
共 9 条
[1]  
Bolzani L, 2009, DES AUT TEST EUROPE, P334
[2]  
CHIANG TW, 2015, P DES AUT C DAC SAN, P1
[3]  
Hashimoto A., 1971, P 8 WORKSHOP, P155, DOI DOI 10.1145/800158.805069
[4]   NEMS-Based Functional Unit Power-Gating: Design, Analysis, and Optimization [J].
Henry, Michael B. ;
Nazhandali, Leyla .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (02) :290-302
[5]  
Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
[6]  
Jiang HL, 2008, DES AUT CON, P980
[7]   Simultaneous scheduling and binding for low gate leakage nano-complementary metal-oxide-semiconductor data path circuit behavioural synthesis [J].
Mohanty, S. P. ;
Kougianos, E. ;
Pradhan, D. K. .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (02) :118-131
[8]   Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction [J].
Natsui, Masanori ;
Suzuki, Daisuke ;
Sakimura, Noboru ;
Nebashi, Ryusuke ;
Tsuji, Yukihide ;
Morioka, Ayuka ;
Sugibayashi, Tadahiko ;
Miura, Sadahiko ;
Honjo, Hiroaki ;
Kinoshita, Keizo ;
Ikeda, Shoji ;
Endoh, Tetsuo ;
Ohno, Hideo ;
Hanyu, Takahiro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (02) :476-489
[9]   Power Gating: Circuits, Design Methodologies, and Best Practice for Standard-Cell VLSI Designs [J].
Shin, Youngsoo ;
Seomun, Jun ;
Choi, Kyu-Myung ;
Sakurai, Takayasu .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2010, 15 (04)