A novel parallel approach to character recognition and its VLSI implementation

被引:3
|
作者
Cheng, HD
Xia, DC
机构
[1] Department of Computer Science, Utah State University, Logan
[2] Ameritech Library Services, Provo
[3] Department of Computer Science, Utah State University, Logan, UT
[4] Department of Electrical Engineering, Logan, UT
关键词
VH2D projection; feature extraction; pattern recognition; VLSI algorithm and architecture; pipelining; parallelism;
D O I
10.1016/0031-3203(95)00063-1
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Character recognition has become more important over the years in areas of document processing, language translation, electronic publication, office automation, etc. Good feature extraction is critical to the success of character classification, especially for very large character sets. In this paper, a parallel VH2D (Vertical-Horizontal-2Diagonal) method and its VLSI implementation are proposed. In the VH2D method, projections on character images are made from four directions: vertical, horizontal and two diagonals (45 and 135 degrees), which produce four subfeature vectors for each character. Four subfeature vectors are transformed according to the central point of the character before they are combined into a complete feature vector for a given character. In this research, for the experiment, the character dictionary consists of 3000 feature vectors of the character set. The experimental results indicate that all the input characters in the dictionary are correctly classified and all the characters outside the dictionary are rejected. The proposed approach contains extensive pipelining and parallelism. The time complexity of the proposed algorithm is O(N) instead of O(N-2) when a uniprocessor is used, where N is the dimension of the digitized image of the input character. A study on a simple VLSI architecture composed of four linear arrays of processing elements (PEs) for the proposed VH2D approach is also presented.
引用
收藏
页码:97 / 119
页数:23
相关论文
共 50 条
  • [41] Integrated Approach To Handwritten Character Recognition Using ANN And It's Implementation On ARM
    Rakate, G. R.
    Mahurkar, A. G.
    2012 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2012, : 539 - 544
  • [42] Implementation of a Novel architecture for VLSI testing
    Sudhagar, G.
    Kumar, S. Senthil
    Ramesh, G.
    Kumar, G. Sathish
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN VLSI, EMBEDDED SYSTEM, NANO ELECTRONICS AND TELECOMMUNICATION SYSTEM (ICEVENT 2013), 2013,
  • [43] Parallel modular multiplication with application to VLSI RSA implementation
    Freking, WL
    Parhi, KK
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 490 - 495
  • [44] Parallel modular multiplication with application to VLSI RSA implementation
    Univ of Minnesota, Minneapolis, United States
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [45] VLSI Implementation of Fully Parallel LTE Turbo Decoders
    Li, An
    Xiang, Luping
    Chen, Taihai
    Maunder, Robert G.
    Al-Hashimi, Bashir M.
    Hanzo, Lajos
    IEEE ACCESS, 2016, 4 : 323 - 346
  • [46] RPCT ALGORITHM AND ITS VLSI IMPLEMENTATION
    TANG, YY
    SUEN, CY
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1994, 24 (01): : 87 - 99
  • [47] A NOVEL FEATURE RECOGNITION NEURAL-NETWORK AND ITS APPLICATION TO CHARACTER-RECOGNITION
    HUSSAIN, B
    KABUKA, MR
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1994, 16 (01) : 98 - 106
  • [48] FleXilicon Architecture and Its VLSI Implementation
    Lee, Jong-Suk
    Ha, Dong Sam
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (08) : 1021 - 1033
  • [49] PARALLEL REGIONAL PROJECTION TRANSFORMATION (RPT) AND VLSI IMPLEMENTATION
    TANG, YY
    CHENG, X
    TAO, LX
    SUEN, CY
    PATTERN RECOGNITION, 1993, 26 (04) : 627 - 641
  • [50] PARAMETRIC YIELD OPTIMIZATION OF MOS VLSI CIRCUITS BASED ON SIMULATED ANNEALING AND ITS PARALLEL IMPLEMENTATION
    CONTI, M
    ORCIONI, S
    TURCHETTI, C
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (05): : 387 - 398