A novel parallel approach to character recognition and its VLSI implementation

被引:3
|
作者
Cheng, HD
Xia, DC
机构
[1] Department of Computer Science, Utah State University, Logan
[2] Ameritech Library Services, Provo
[3] Department of Computer Science, Utah State University, Logan, UT
[4] Department of Electrical Engineering, Logan, UT
关键词
VH2D projection; feature extraction; pattern recognition; VLSI algorithm and architecture; pipelining; parallelism;
D O I
10.1016/0031-3203(95)00063-1
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Character recognition has become more important over the years in areas of document processing, language translation, electronic publication, office automation, etc. Good feature extraction is critical to the success of character classification, especially for very large character sets. In this paper, a parallel VH2D (Vertical-Horizontal-2Diagonal) method and its VLSI implementation are proposed. In the VH2D method, projections on character images are made from four directions: vertical, horizontal and two diagonals (45 and 135 degrees), which produce four subfeature vectors for each character. Four subfeature vectors are transformed according to the central point of the character before they are combined into a complete feature vector for a given character. In this research, for the experiment, the character dictionary consists of 3000 feature vectors of the character set. The experimental results indicate that all the input characters in the dictionary are correctly classified and all the characters outside the dictionary are rejected. The proposed approach contains extensive pipelining and parallelism. The time complexity of the proposed algorithm is O(N) instead of O(N-2) when a uniprocessor is used, where N is the dimension of the digitized image of the input character. A study on a simple VLSI architecture composed of four linear arrays of processing elements (PEs) for the proposed VH2D approach is also presented.
引用
收藏
页码:97 / 119
页数:23
相关论文
共 50 条
  • [21] A novel vector quantization approach to arabic character recognition
    Sarhan, Ahmad M.
    Al Helalat, Omar I.
    WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2, 2007, : 679 - 684
  • [22] A Novel Approach to Printed Arabic Optical Character Recognition
    Mansoor A. Al Ghamdi
    Arabian Journal for Science and Engineering, 2022, 47 : 2219 - 2237
  • [23] A PARALLEL ALGORITHM TO COMPUTE THE SHORTEST PATHS AND DIAMETER OF A GRAPH AND ITS VLSI IMPLEMENTATION
    SINHA, BP
    BHATTACHARYA, BB
    GHOSE, S
    SRIMANI, PK
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (11) : 1000 - 1004
  • [24] NEW FAST PARALLEL ALGORITHM FOR THE CONNECTED COMPONENT PROBLEM AND ITS VLSI IMPLEMENTATION
    DEY, S
    SRIMANI, PK
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1990, 21 (11) : 2177 - 2185
  • [25] Parallel implementation of the novel approach to genome assembly
    Blazewicz, Jacek
    Kasprzak, Marta
    Swiercz, Aleksandra
    Figlerowicz, Marek
    Gawron, Piotr
    Platt, Darren
    Szajkowski, Lukasz
    PROCEEDINGS OF NINTH ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, ARTIFICIAL INTELLIGENCE, NETWORKING AND PARALLEL/DISTRIBUTED COMPUTING, 2008, : 732 - +
  • [26] An Embedded Face Recognition System on A VLSI Array Architecture and its FPGA Implementation
    Mohan, A. R.
    Sudha, N.
    Meher, Pramod K.
    IECON 2008: 34TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-5, PROCEEDINGS, 2008, : 2354 - 2359
  • [27] Geometrical shape recognition using a cellular automaton architecture and its VLSI implementation
    Karafyllidis, I
    Ioannidis, A
    Thanailakis, A
    Tsalides, P
    REAL-TIME IMAGING, 1997, 3 (04) : 243 - 254
  • [28] VLSI Architecture for Robust Speech Recognition Systems and its Implementation on a Verification Platform
    Yoshizawa, Shingo
    Hayasaka, Noboru
    Wada, Naoya
    Miyanaga, Yoshikazu
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 447 - 455
  • [29] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [30] On the parallel and VLSI implementation of the interior point algorithms
    Mesbahi, M.
    Papavassilopoulos, G.P.
    Prasanna, V.K.
    International Journal of Modelling and Simulation, 1999, 19 (04): : 405 - 409