A novel parallel approach to character recognition and its VLSI implementation

被引:3
|
作者
Cheng, HD
Xia, DC
机构
[1] Department of Computer Science, Utah State University, Logan
[2] Ameritech Library Services, Provo
[3] Department of Computer Science, Utah State University, Logan, UT
[4] Department of Electrical Engineering, Logan, UT
关键词
VH2D projection; feature extraction; pattern recognition; VLSI algorithm and architecture; pipelining; parallelism;
D O I
10.1016/0031-3203(95)00063-1
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Character recognition has become more important over the years in areas of document processing, language translation, electronic publication, office automation, etc. Good feature extraction is critical to the success of character classification, especially for very large character sets. In this paper, a parallel VH2D (Vertical-Horizontal-2Diagonal) method and its VLSI implementation are proposed. In the VH2D method, projections on character images are made from four directions: vertical, horizontal and two diagonals (45 and 135 degrees), which produce four subfeature vectors for each character. Four subfeature vectors are transformed according to the central point of the character before they are combined into a complete feature vector for a given character. In this research, for the experiment, the character dictionary consists of 3000 feature vectors of the character set. The experimental results indicate that all the input characters in the dictionary are correctly classified and all the characters outside the dictionary are rejected. The proposed approach contains extensive pipelining and parallelism. The time complexity of the proposed algorithm is O(N) instead of O(N-2) when a uniprocessor is used, where N is the dimension of the digitized image of the input character. A study on a simple VLSI architecture composed of four linear arrays of processing elements (PEs) for the proposed VH2D approach is also presented.
引用
收藏
页码:97 / 119
页数:23
相关论文
共 50 条
  • [1] PARALLEL SHAPE-RECOGNITION AND ITS IMPLEMENTATION ON A FIXED-SIZE VLSI ARCHITECTURE
    CHENG, HD
    CHENG, X
    INFORMATION SCIENCES-APPLICATIONS, 1994, 2 (01): : 35 - 59
  • [2] PARALLEL IMAGE TRANSFORMATION AND ITS VLSI IMPLEMENTATION
    CHENG, HD
    TANG, YY
    SUEN, CY
    PATTERN RECOGNITION, 1990, 23 (10) : 1113 - 1129
  • [3] A parallel architecture for arithmetic coding and its VLSI implementation
    Lee, HY
    Lan, LS
    Sheu, MH
    Wu, CH
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1309 - 1312
  • [4] A novel approach for K-best MIMO detection and its VLSI implementation
    Mondal, Sudip
    Salama, Khaled N.
    Ali, Warsame H.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 936 - +
  • [5] An analog VLSI implementation of a feature extractor for real time optical character recognition
    Bo, GM
    Caviglia, D
    Valle, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (04) : 556 - 564
  • [6] A NEW PARALLEL SORTING ALGORITHM AND ITS EFFICIENT VLSI IMPLEMENTATION
    DEY, S
    SRIMANI, PK
    COMPUTER JOURNAL, 1990, 33 (03): : 241 - 246
  • [7] Design & Implementation of a Novel Cognitive Character Recognition Technique
    Giri, Kaiser J.
    Bashir, Rumaan
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 225 - 229
  • [8] A novel ΔΣ control system processor and its VLSI implementation
    Wu, Xiaofeng
    Chouliaras, Vassilios A.
    Nunez-Yanez, Jose Luis
    Goodall, Roger M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (03) : 217 - 228
  • [9] NOVEL VITERBI DECODER VLSI IMPLEMENTATION AND ITS PERFORMANCE
    KUBOTA, S
    KATO, S
    ISHITANI, T
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1993, 41 (08) : 1170 - 1178
  • [10] Offline Chinese Character Recognition Using Elastic Matching and Parallel Implementation
    Tian Jipeng
    Kumar, G. Hemantha
    Chethan, H. K.
    INFORMATION AND NETWORK TECHNOLOGY, 2011, 4 : 34 - 38