Characteristics of strained-Si nMOSFET using nickel silicide source/drain

被引:5
作者
Kuo, C. W. [1 ,2 ]
Wu, S. L. [3 ]
Chang, S. J. [1 ,2 ]
Lin, H. Y. [1 ,2 ]
Wang, Y. P. [4 ]
机构
[1] Natl Cheng Kung Univ, Inst Microelect, Tainan 701, Taiwan
[2] Natl Cheng Kung Univ, Dept Elect Engn, Ctr Micro Nano Sci & Technol, Adv Optoelect Technol Ctr, Tainan 701, Taiwan
[3] Cheng Shiu Univ, Dept Elect Engn, Kaohsiung 833, Taiwan
[4] Vanung Univ, Dept Elect Engn, Tao Yuan 320, Taiwan
关键词
D O I
10.1149/1.2946427
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In this paper, the optimum shallow trench isolation, together with Ni silicide technology, is introduced to implement the strained-Si negative-metal-oxide semiconductor field-effect transistors (nMOSFETs) and shows well-behaved characteristics using the 0.18 mu m complementary metal-oxide semiconductor process. It is found that the strained-Si nMOSFET provides a strong enhancement (up to 75%) in long-channel mobility when compared to a Si control device. The increased mobility behavior is translated into a 70% higher driving current for the large-area devices (W x L = 10 x 10 mu m) and a 51% higher driving current for device pattern down to W x L = 0.3 x 0.18 mu m. Significant pattern effects for strained-Si devices with NiSi is observed, which is the result of the formation of nonuniform Ni silicide at the source/drain region and is responsible for the increased source/drain resistance and off-state leakage. (C) 2008 The Electrochemical Society.
引用
收藏
页码:H611 / H614
页数:4
相关论文
共 12 条
[1]   A NEW METHOD TO DETERMINE MOSFET CHANNEL LENGTH [J].
CHERN, JGJ ;
CHANG, P ;
MOTTA, RF ;
GODINHO, N .
ELECTRON DEVICE LETTERS, 1980, 1 (09) :170-173
[2]   Threading dislocation induced low frequency noise in strained-Si nMOSFETs [J].
Hua, WC ;
Lee, MH ;
Chen, PS ;
Tsai, M ;
Liu, CW .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) :667-669
[3]   On the origin of increase in substrate current and impact ionization efficiency in strained-Si n- and p-MOSFETs [J].
Irisawa, T ;
Numata, T ;
Sugiyama, N ;
Takagi, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :993-998
[4]   Formation of Ni germano-silicide on single crystalline Si0.3Ge0.7/Si [J].
Lin, CY ;
Chen, WJ ;
Lai, CH ;
Chin, A ;
Liu, J .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (08) :464-466
[5]   High-performance nMOSFETs using a novel strained Si/SiGe CMOS architecture [J].
Olsen, SH ;
O'Neill, AG ;
Driscoll, LS ;
Kwa, KSK ;
Chattopadhyay, S ;
Waite, AM ;
Tang, YT ;
Evans, AGR ;
Norris, DJ ;
Cullis, AG ;
Paul, DJ ;
Robbins, DJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (09) :1961-1969
[6]  
Öztürk MC, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P497
[7]   Fabrication and analysis of deep submicron strained-Si N-MOSFET's [J].
Rim, KK ;
Hoyt, JL ;
Gibbons, JF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) :1406-1415
[8]   Mobility enhancement in strained Si modulation-doped structures by chemical mechanical polishing [J].
Sawano, K ;
Koh, S ;
Shiraki, Y ;
Hirose, Y ;
Hattori, T ;
Nakagawa, K .
APPLIED PHYSICS LETTERS, 2003, 82 (03) :412-414
[9]   Performance enhancement of strained-Si MOSFETs fabricated on a chemical-mechanical-polished SiGe substrate [J].
Sugii, N ;
Hisamoto, D ;
Washio, K ;
Yokoyama, N ;
Kimura, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) :2237-2243
[10]   Evaluation of interface states density and minority carrier generation lifetime for strained Si/SiGe wafers using transient capacitance method [J].
Wang, D ;
Ninomiya, M ;
Nakamae, M ;
Nakashima, H .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B) :2390-2394