Design of Driving Transistor in a-Si:H TFT Gate Driver Circuit

被引:0
|
作者
Zheng, Can [1 ]
Liao, Congwei [1 ]
Li, Jianhua [1 ]
Zhang, Shengdong [1 ]
机构
[1] Peking Univ, Key Lab TFT & Adv Display, Shenzhen 518055, Peoples R China
关键词
a-Si:H TFT; gate driver circuit; driving transistor; parasitic capacitance;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The driving transistor in a-Si:H gate driver circuits is studied systematically for the first time. A viable device layout for the driving device is proposed and investigated. The dependence of the circuit performance on the driving device dimension is analyzed in detail.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] 5" WQVGA a-Si TFT LCD with high reliability integrated gate driver
    Shih, C. J.
    Hsu, C. Y.
    Kuo, C. C.
    Ku, C. P.
    Yu, C. K.
    Tsai, C. H.
    IDW '07: PROCEEDINGS OF THE 14TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2007, : 1897 - 1900
  • [22] Floating-Gate a-Si:H TFT Nonvolatile Memories
    Kuo, Yue
    Nominanda, Helinda
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY-2008, 2008, 1066 : 231 - 239
  • [23] Scaling of a-Si TFT Gate Drivers
    Jang, Yong Ho
    Kim, Hae Yeol
    Kim, Binn
    Choi, Seung Chan
    Cho, Hyung Nyuck
    Ryoo, Chang Il
    Choi, Wooseok
    Yoon, Soo Young
    Park, Kwon-shik
    Moon, Taewoong
    Cho, Nam Wook
    Kim, Chang-Dong
    2009 SID INTERNATIONAL SYMPOSIUM DIGEST OF TECHNICAL PAPERS, VOL XL, BOOKS I - III, 2009, : 1088 - 1091
  • [24] A new a-Si:H TFT pixel circuit compensating the threshold voltage shift of a-Si:H TFT and OLED for active matrix OLED
    Lee, JH
    Kim, JH
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (12) : 897 - 899
  • [25] Highly Reliable a-Si:H TFT Gate Driver With Precharging Structure for In-Cell Touch AMLCD Applications
    Lin, Chih-Lung
    Lai, Po-Cheng
    Lee, Po-Ting
    Chen, Bo-Shu
    Chang, Jui-Hung
    Lin, Yu-Sheng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) : 1789 - 1796
  • [26] Influence of Embedded a-Si:H Layer Location on Floating-gate a-Si:H TFT Memory Functions
    Kuo, Yue
    Coan, Mary
    AMORPHOUS AND POLYCRYSTALLINE THIN-FILM SILICON SCIENCE AND TECHNOLOGY - 2010, 2010, 1245 : 249 - 255
  • [27] a-Si:H TFT-based gate driver circuit using Q node as both pull-up and hold-down controller
    Oh, Jongsu
    Kim, Jin-Ho
    Jung, Kyung-Mo
    Kim, Hyo Eun
    Kim, Kyoung-Rae
    Park, KeeChan
    Jeon, Jae-Hong
    Kim, Yong-Sang
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2019, 34 (06)
  • [28] Circuit-Simulation-Based Multi-objective Evolutionary Algorithm with Multi-Level Clock Driving Technique for a-Si:H TFTs Gate Driver Circuit Design Optimization
    Hung, Sheng-Chin
    Chen, Chieh-Yang
    Chiang, Chien-Hsueh
    Li, Yiming
    INTELLIGENT SYSTEMS AND APPLICATIONS (ICS 2014), 2015, 274 : 157 - 166
  • [29] Importance of Gate SiNx Properties Related to a-Si:H TFT Instability
    Tsai, Chien-Chien
    Lee, Yeong-Shyang
    Shih, Ching-Chieh
    Hsu, Chung-Yi
    Liang, Chung-Yu
    Lin, Y. M.
    Gan, Feng-Yuan
    IMID/IDMC 2006: THE 6TH INTERNATIONAL MEETING ON INFORMATION DISPLAY/THE 5TH INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2006, : 711 - 714
  • [30] Circuit-Simulation-Based Multi-Objective Evolutionary Algorithm for Design Optimization of a-Si:H TFTs Gate Driver Circuits Under Multilevel Clock Driving
    Hung, Sheng-Chin
    Chiang, Chien-Hsueh
    Li, Yiming
    JOURNAL OF DISPLAY TECHNOLOGY, 2015, 11 (08): : 640 - 645