Multi-bit nonvolatile flip-flop based on NAND-like spin transfer torque MRAM

被引:0
作者
Deng, Erya [1 ,3 ]
Wang, Zhaohao [1 ,2 ,3 ]
Kang, Wang [1 ,3 ]
Wei, Shaoqian [4 ]
Zhao, Weisheng [1 ,2 ,3 ]
机构
[1] Beihang Univ, Fert Beijing Res Inst, Beijing Adv Innovat Ctr Big Data & Brain Comp, Beijing, Peoples R China
[2] Beihang Univ, Qingdao Res Inst, Beihang Geortek Joint Microelect Inst, Beijing, Peoples R China
[3] Beihang Univ, Sch Microelect, Beijing, Peoples R China
[4] Beihang Univ, Sch Elect & Informat Engn, Beijing, Peoples R China
来源
PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) | 2018年
基金
中国国家自然科学基金;
关键词
flip-flop; magnetic tunnel junction; spin-transfer torque; spin orbit torque;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nonvolatile flip-flops (NVFFs) integrating emerging spintronics devices such as magnetic tunnel junction (MTJ) are under intensive investigation. They allow computing systems to be powered-off during the standby state, hence high static power issue of conventional CMOS technology can be addressed. MTJ based on spin transfer torque (STT) effect provide non-volatility, good endurance and 3D integration with CMOS based circuits. However, it suffers from relative long switching delay, high switching power and asymmetric switching issues. In this work, we first present a multi-bit NVFF using NAND-like spintronics (NANS-SPIN) devices which are written by STT and spin orbit torque (SOT) currents. It shows advantages in terms of power consumption, area overhead and write voltage. Then, functionality and performance of the proposed NVFF will be simulated and validated.
引用
收藏
页码:184 / 187
页数:4
相关论文
共 21 条
[1]  
[Anonymous], NATURE COMM
[2]  
Chang L, 2017, ICCAD-IEEE ACM INT, P245, DOI 10.1109/ICCAD.2017.8203785
[3]   High-Frequency Low-Power Magnetic Full-Adder Based on Magnetic Tunnel Junction With Spin-Hall Assistance [J].
Deng, Erya ;
Wang, Zhaohao ;
Klein, Jacques-Olivier ;
Prenat, Guillaume ;
Dieny, Bernard ;
Zhao, Weisheng .
IEEE TRANSACTIONS ON MAGNETICS, 2015, 51 (11)
[4]   Design Optimization and Analysis of Multicontext STT-MTJ/CMOS Logic Circuits [J].
Deng, Erya ;
Kang, Wang ;
Zhang, Yue ;
Klein, Jacques-Olivier ;
Chappert, Claude ;
Zhao, Weisheng .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (01) :169-177
[5]  
Eken E., 2016, PROC ACM IEEE INT WO, P1
[6]   Spin Hall effect [J].
Hirsch, JE .
PHYSICAL REVIEW LETTERS, 1999, 83 (09) :1834-1837
[7]   Low Store Power High-Speed High-Density Nonvolatile SRAM Design With Spin Hall Effect-Driven Magnetic Tunnel Junctions [J].
Kang, Wang ;
Lv, Weifeng ;
Zhang, Youguang ;
Zhao, Weisheng .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (01) :148-154
[8]   Reconfigurable Codesign of STT-MRAM Under Process Variations in Deeply Scaled Technology [J].
Kang, Wang ;
Zhang, Liuyang ;
Klein, Jacques-Olivier ;
Zhang, Youguang ;
Ravelosona, Dafine ;
Zhao, Weisheng .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (06) :1769-1777
[9]  
Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
[10]   A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors [J].
Lee, Albert ;
Lo, Chieh-Pu ;
Lin, Chien-Chen ;
Chen, Wei-Hao ;
Hsu, Kuo-Hsiang ;
Wang, Zhibo ;
Su, Fang ;
Yuan, Zhe ;
Wei, Qi ;
King, Ya-Chin ;
Lin, Chrong-Jung ;
Lee, Hochul ;
Amiri, Pedram Khalili ;
Wang, Kang-Lung ;
Wang, Yu ;
Yang, Huazhong ;
Liu, Yongpan ;
Chang, Meng-Fan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (08) :2194-2207