A Block Matching Algorithm for Deriving Quality-Tunable Motion Estimation Architecture

被引:0
作者
Garg, Bharat [1 ]
Sharma, G. K. [1 ]
机构
[1] ABV Indian Inst Informat Technol & Management Gwa, Gwalior, India
来源
2016 11TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS) | 2016年
关键词
Motion estimation; Block matching search; Video processing; SEARCH ALGORITHM; DESIGN;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Energy efficient designs are prime requirements for portable multimedia devices where compression is done for efficient data transmission and store. The video compression requires huge computations in which maximum power is consumed within motion estimator (ME). This paper presents a new VLSI architecture of ME that provides the tradeoff between quality and energy. We propose a novel triangular search block matching (TSBM) algorithm that reduces the significant amount of computations within motion estimator. The proposed TSBM algorithm computes only a few initial search points and conserves power significantly by exploiting the high correlation between consecutive frames. The sub-sampling and threshold techniques are also employed to further reduce the complexity of each search point. The proposed architecture provides improved energy efficiency with acceptable output quality. Simulation results show that proposed algorithm reduces computation complexity by 60.9% and 39.9% over the Three-step and Diamond search algorithms respectively. The sub-sampling technique reduces the sum of absolute difference computation complexity by 50%, and threshold provides further 3.2% reduction with 0.02dB PSNR degradation. Further, the proposed ME architecture provides 77.8% energy saving over the exiting architectures.
引用
收藏
页码:552 / 557
页数:6
相关论文
共 16 条
[1]  
[Anonymous], J SYSTEMS ARCHITECTU
[2]   Analysis and architecture design of variable block-size motion estimation for H.264/AVC [J].
Chen, CY ;
Chien, SY ;
Huang, YW ;
Chen, TC ;
Wang, TC ;
Chen, LG .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (03) :578-593
[3]   Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC [J].
Chen, Tung-Chien ;
Chen, Yu-Han ;
Tsai, Sung-Fang ;
Chien, Shao-Yi ;
Chen, Liang-Gee .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (05) :568-577
[4]  
Garg B., 2016, MICROPROCESSORS MICR
[5]   PAID: Process Aware Imprecise DCT Architecture Trading Quality for Energy Efficiency [J].
Garg, Bharat ;
Sharma, G. K. .
JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (02) :121-132
[6]   Bit-width-aware constant-delay run-time Accuracy Programmable Adder for error-resilient applications [J].
Garg, Bharat ;
Dutt, Sunil ;
Sharma, G. K. .
MICROELECTRONICS JOURNAL, 2016, 50 :1-7
[7]   A NEW 3-STEP SEARCH ALGORITHM FOR BLOCK MOTION ESTIMATION [J].
LI, RX ;
ZENG, B ;
LION, ML .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1994, 4 (04) :438-442
[8]   SUCCESSIVE ELIMINATION ALGORITHM FOR MOTION ESTIMATION [J].
LI, W ;
SALARI, E .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 1995, 4 (01) :105-107
[9]  
Mohapatra D, 2009, I SYMPOS LOW POWER E, P195
[10]   High Performance VLSI Architecture for Three-Step Search Algorithm [J].
Mukherjee, Rohan ;
Sheth, Keyur ;
Dhar, Anindya Sundar ;
Chakrabarti, Indrajit ;
Sengupta, Somnath .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (05) :1595-1612