Continuous-time filter featuring Q and frequency on-chip automatic tuning

被引:13
作者
Otin, A. [1 ]
Celma, S. [1 ]
Aldea, C. [1 ]
机构
[1] Univ Zaragoza, Grp Elect Design I3A, Zaragoza, Spain
关键词
analog integrated circuits; analog design; continuous-time filters; VHF filters; self-tuning scheme; programmable filtering; CMOS; DESIGN; RANGE; VLSI;
D O I
10.1002/cta.541
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The on-chip automatic tuning of digitally programmable continuous-time G(m)-C filters with a wide operation range employing a hybrid analog-digital master-slave scheme is reported in this work. The master system is implemented with a voltage-controlled filter (VCF) with the same programmable transconductance cells as the main filter to enhance the matching between master and slave. The frequency tuning method, for both analog and digital control, is based on a digital phase comparator included in the phase-locked loop achieving high-precision tunability. The digital frequency tuning is obtained with an error of +/-4% and the maximum settling time when changing between two consecutive digital words is 0.3 mu s. Once the digital word is fixed, the analog tuning finely adjusts the value of the characteristic frequency to the reference and corrects for possible temperature variations with a settling time of 0.2 mu s. The analog frequency control covers the whole discrete step with a maximum error of +/-5%. Furthermore, a magnitude-locked loop (MLL) Q-tuning block is simultaneously applied to the system in order to precisely control the quality factor of the G(m)-C filter by using an appropriate envelope detector. According to the obtained results, both post-layout simulation and experimental results, the adopted scheme has resulted as a useful and adequate solution to implement the complete auto-tuning system of digitally programmable continuous-time filters, including frequency and Q-control. Copyright (C) 2008 John Wiley & Sons, Ltd.
引用
收藏
页码:221 / 242
页数:22
相关论文
共 29 条
[1]  
ALDEA C, 2003, P EUR C CIRC THEOR D, V1, P189
[2]   Low-ripple fast-settling envelope detector [J].
Alegre, J. P. ;
Celma, S. ;
Sanz, M. T. ;
del Pozo, J. M. Garcia .
ELECTRONICS LETTERS, 2006, 42 (18) :1011-1012
[3]   An eighth-order CMOS low-pass filter with 30-120 MHz tuning range and programmable boost [J].
Bollati, G ;
Marchese, S ;
Demicheli, M ;
Castello, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1056-1066
[4]  
CUNHA MWL, 1997, P IEEE INT S CIRC SY, V1, P329
[5]   HIGH-LINEARITY CONTINUOUS-TIME FILTER IN 5-V VLSI CMOS [J].
DURHAM, AM ;
REDMANWHITE, W ;
HUGHES, JB .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (09) :1270-1276
[6]   SUCCESSIVE APPROXIMATION TUNING OF MONOLITHIC CONTINUOUS-TIME FILTERS [J].
FRANCA, JE ;
NUNES, F .
ELECTRONICS LETTERS, 1992, 28 (18) :1696-1697
[7]  
Gardner F. M., 1979, PHASELOCK TECHNIQUES
[8]   CHARGE-PUMP PHASE-LOCK LOOPS [J].
GARDNER, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (11) :1849-1858
[9]   DESIGN CONSIDERATIONS FOR HIGH-FREQUENCY CONTINUOUS-TIME FILTERS AND IMPLEMENTATION OF AN ANTIALIASING FILTER FOR DIGITAL VIDEO [J].
GOPINATHAN, V ;
TSIVIDIS, YP ;
TAN, KS ;
HESTER, RK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) :1368-1378
[10]  
KHORRAMABADI H, 1996, P IEEE INT SOL STAT, V1, P172