A digital magnetic resonance imaging spectrometer using digital signal processor and field programmable gate array

被引:9
|
作者
Xiao Liang [1 ]
Sun Binghe [1 ]
Ma Yueping [1 ]
Zhao Ruyan [1 ]
机构
[1] Beijing Univ Chem Technol, Dept Informat Engn, Coll Informat Sci & Technol, Beijing 100029, Peoples R China
来源
REVIEW OF SCIENTIFIC INSTRUMENTS | 2013年 / 84卷 / 05期
关键词
Compendex;
D O I
10.1063/1.4803007
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
A digital spectrometer for low-field magnetic resonance imaging is described. A digital signal processor (DSP) is utilized as the pulse programmer on which a pulse sequence is executed as a subroutine. Field programmable gate array (FPGA) devices that are logically mapped into the external addressing space of the DSP work as auxiliary controllers of gradient control, radio frequency (rf) generation, and rf receiving separately. The pulse programmer triggers an event by setting the 32-bit control register of the corresponding FPGA, and then the FPGA automatically carries out the event function according to preset configurations in cooperation with other devices; accordingly, event control of the spectrometer is flexible and efficient. Digital techniques are in widespread use: gradient control is implemented in real-time by a FPGA; rf source is constructed using direct digital synthesis technique, and rf receiver is constructed using digital quadrature detection technique. Well-designed performance is achieved, including 1 mu s time resolution of the gradient waveform, 1 mu s time resolution of the soft pulse, and 2 MHz signal receiving bandwidth. Both rf synthesis and rf digitalization operate at the same 60 MHz clock, therefore, the frequency range of transmitting and receiving is from DC to similar to 27 MHz. A majority of pulse sequences have been developed, and the imaging performance of the spectrometer has been validated through a large number of experiments. Furthermore, the spectrometer is also suitable for relaxation measurement in nuclear magnetic resonance field. (C) 2013 AIP Publishing LLC.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Field Programmable Gate Array based implementation of Digital Down Converter for Magnetic Resonance Imaging
    Dalvi, Pradnya
    Patil, Pravin
    Verma, Dharmesh
    Merugu, Radhaprasanna
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [2] Teaching field programmable gate array design of digital signal processing systems
    Stastny, Jakub
    Ruckay, Lukas
    2006 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2006, : 201 - 204
  • [3] A radio-frequency source using direct digital synthesis and field programmable gate array for nuclear magnetic resonance
    Xiao Liang
    Wang Weimin
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2009, 80 (12):
  • [4] Real-time signal processing in field programmable gate array based digital gamma-ray spectrometer
    Liu, Yinyu
    Xiong, Hao
    Dong, Chunhui
    Zhao, Chaoyang
    Zhou, Quanfeng
    Li, Shun
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2020, 91 (10):
  • [5] Realization of a neuronal hardware with digital signal processor and programmable gate arrays
    MeyerBase, A
    FREQUENZ, 1997, 51 (1-2) : 50 - 54
  • [6] Design and Application of Digital Filter for Quadrupole Mass Spectrometer Based on Field Programmable Gate Array
    Wang, Ning
    Huang, Ze-Jian
    Liu, Mei-Ying
    Chu, Shi-Ying
    Dai, Xin-Hua
    Fang, Xiang
    Jiang, You
    Tian, Di
    CHINESE JOURNAL OF ANALYTICAL CHEMISTRY, 2020, 48 (08) : 990 - 996
  • [7] Digital signal processor against field programmable gate array implementations of space-code correlator beamformer for smart antennas
    Dikmese, S.
    Kavak, A.
    Kucuk, K.
    Sahin, S.
    Tangel, A.
    Dincer, H.
    IET MICROWAVES ANTENNAS & PROPAGATION, 2010, 4 (05) : 593 - 599
  • [8] Resonator Fiber Optic Gyro with Bipolar Digital Serrodyne Scheme Using a Field-Programmable Gate Array-Based Digital Processor
    Wang, Xijing
    He, Zuyuan
    Hotate, Kazuo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (04)
  • [9] A field programmable bit-serial digital signal processor
    Rahim, SA
    Turner, LE
    4TH IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2004, : 295 - 298
  • [10] ARCHITECTURE OF A PROGRAMMABLE DIGITAL SIGNAL PROCESSOR
    SHIVELY, RR
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (01) : 16 - 22