Ultra-Low Power Circuit Design using Double-Gate FinFETs

被引：0

作者：

Tejashwini, G. Devi ^{[1
]}

Raju, I. B. K. ^{[1
]}

Chary, Gnaneshwara ^{[1
]}

机构：

[1] Padmasri Dr BV Raju Inst Technol, CVD, ECE Dept, Narsapur, AP, India

来源：

2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2014年

关键词：

FinFETs; Analog Circuits; Digital Circuits; SPICE; ultra-low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, the design and performance of basic Digital (AND, OR, NAND, NOR, XOR, XNOR, NOT, Half-Adder) and Analog (Current Mirror, Cascode Current Mirror, Comparator) circuits using 20nm FinFET technology has presented. 20nm FinFET technology has been used for improvement in performance and for optimizing power mainly in Analog circuits. In this work, for different widths of NMOS and PMOS and low voltages, better results of power performance is observed in both digital and analog circuits using FinFET technology.

引用

页数：5

共 50 条

[21] Near-threshold Circuit Variability in 14nm FinFETs for Ultra-low power Applications
Balasubramanian, Sriram
Pimparkar, Ninad
Kushare, Mangesh
Mahajan, Vinayak
Bansal, Juhi
Shimizu, Takashi
Joshi, Vivek
Qian, Kun
Dasgupta, Arunima
Chandrasekaran, Karthik
Weintraub, Chad
Icel, Ali
PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 258 - 262
[22] Multi-Threshold Asynchronous Circuit Design for Ultra-Low Power
Bailey, Andrew
Al Zahrani, Ahmad
Fu, Guoyuan
Di, Jia
Smith, Scott
JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (03) : 337 - 348
[23] Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial
Alioto, Massimo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) : 3 - 29
[24] Ultra-Low Power Read-Out Integrated Circuit Design
Chen, Jian
Lee, George
Ren, Saiyu
PROCEEDINGS OF THE 2012 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2012, : 144 - 148
[25] Design and Analysis of Ultra-Low Power QCA Parity Generator Circuit
Sasamal, Trailokya Nath
Singh, Ashutosh Kumar
Ghanekar, Umesh
ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
[26] An ultra-low specific on-resistance double-gate trench SOI LDMOS with P/N pillars
Yang, Dong
Hu, Shengdong
Lei, Jianmei
Huang, Ye
Yuan, Qi
Jiang, Yuyu
Guo, Jingwei
Cheng, Kun
Lin, Zhi
Zhou, Xichuan
Tang, Fang
SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 : 269 - 278
[27] Circuit and System Design Guidelines for Ultra-Low Power Sensor Nodes
Lee, Yoonmyung
Kim, Yejoong
Yoon, Dongmin
Blaauw, David
Sylvester, Dennis
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 1037 - 1042
[28] Circuit Design of Reconfigurable Logic Based on Double-Gate CNTFETs
Kobayashi, Manabu
Ninomiya, Hiroshi
Watanabe, Shigeyoshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (07) : 1642 - 1644
[29] Low-power tunable analog circuit blocks based on nanoscale double-gate MOSFETs
Kaya, Savas
Hamed, Hesham F. A.
Starzyk, Janusz A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 571 - 575
[30] Comparison of Double-Gate MOSFETs and FinFETs with Monte Carlo Simulation
Gulzar A. Kathawala
Mohamed Mohamed
Umberto Ravaioli
Journal of Computational Electronics, 2003, 2 : 85 - 89

← 1 2 3 4 5 →