Ultra-Low Power Circuit Design using Double-Gate FinFETs

被引：0

作者：

Tejashwini, G. Devi ^{[1
]}

Raju, I. B. K. ^{[1
]}

Chary, Gnaneshwara ^{[1
]}

机构：

[1] Padmasri Dr BV Raju Inst Technol, CVD, ECE Dept, Narsapur, AP, India

来源：

2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2014年

关键词：

FinFETs; Analog Circuits; Digital Circuits; SPICE; ultra-low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, the design and performance of basic Digital (AND, OR, NAND, NOR, XOR, XNOR, NOT, Half-Adder) and Analog (Current Mirror, Cascode Current Mirror, Comparator) circuits using 20nm FinFET technology has presented. 20nm FinFET technology has been used for improvement in performance and for optimizing power mainly in Analog circuits. In this work, for different widths of NMOS and PMOS and low voltages, better results of power performance is observed in both digital and analog circuits using FinFET technology.

引用

页数：5

共 50 条

[11] Experimental Evaluation of Circuit-Based Modeling of the NBTI Effects in Double-Gate FinFETs
Jankovic, Nebojsa D.
Young, Chadwin D.
MICROELECTRONICS RELIABILITY, 2016, 59 : 26 - 29
[12] Ultra-Low Power Delay-Insensitive Circuit Design
Bailey, Andrew D.
Di, Jia
Smith, Scott C.
Mantooth, H. Alan
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 503 - +
[13] Double gate MOSFET subthreshold logic for ultra-low power applications
Kim, JJ
Roy, K
2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 97 - 98
[14] Circuit design advances for ultra-low power sensing platforms
Wieckowski, Michael
Dreslinski, Ronald G.
Mudge, Trevor
Blaauw, David
Sylvester, Dennis
MICRO- AND NANOTECHNOLOGY SENSORS, SYSTEMS, AND APPLICATIONS II, 2010, 7679
[15] Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
雷天飞
罗小蓉
葛锐
陈曦
王元刚
姚国亮
蒋永恒
张波
李肇基
半导体学报, 2011, (10) : 49 - 52
[16] Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
Lei Tianfei
Luo Xiaorong
Ge Rui
Chen Xi
Wang Yuangang
Yao Guoliang
Jiang Yongheng
Zhang Bo
Li Zhaoji
JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
[17] Bias Temperature Instability Investigation of Double-gate FinFETs
Young, C. D.
Neugroschel, A.
Majumdar, K.
Wang, Z.
Matthews, K.
Hobbs, C.
2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 70 - 73
[18] Enhanced coupling effects in vertical double-gate FinFETs
Chang, Sung-Jae
Bawedin, Maryline
Guo, Yufeng
Liu, Fanyu
Akarvardar, Kerem
Lee, Jong-Hyun
Lee, Jung-Hee
Ionica, Irina
Cristoloveanu, Sorin
SOLID-STATE ELECTRONICS, 2014, 97 : 88 - 98
[19] Electrical Characterization and Reliability Assessment of Double-gate FinFETs
Young, C. D.
Akarvardar, K.
Matthews, K.
Baykan, M. O.
Pater, J.
Ok, I.
Ngai, T.
Ang, K-W.
Minakais, M.
Bersuker, G.
Deora, S.
Hobbs, C.
Kirsch, P.
Jammy, R.
DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 201 - 206
[20] Modeling and Analysis of Parasitic Resistance in Double-Gate FinFETs
Tekleab, Daniel
Samavedam, S.
Zeitzoff, P.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (10) : 2291 - 2296

← 1 2 3 4 5 →