Ultra-Low Power Circuit Design using Double-Gate FinFETs

被引：0

作者：

Tejashwini, G. Devi ^{[1
]}

Raju, I. B. K. ^{[1
]}

Chary, Gnaneshwara ^{[1
]}

机构：

[1] Padmasri Dr BV Raju Inst Technol, CVD, ECE Dept, Narsapur, AP, India

来源：

2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2014年

关键词：

FinFETs; Analog Circuits; Digital Circuits; SPICE; ultra-low power;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, the design and performance of basic Digital (AND, OR, NAND, NOR, XOR, XNOR, NOT, Half-Adder) and Analog (Current Mirror, Cascode Current Mirror, Comparator) circuits using 20nm FinFET technology has presented. 20nm FinFET technology has been used for improvement in performance and for optimizing power mainly in Analog circuits. In this work, for different widths of NMOS and PMOS and low voltages, better results of power performance is observed in both digital and analog circuits using FinFET technology.

引用

页数：5

共 50 条

[1] Ultra-low power full adder circuit using SOI double-gate MOSFET devices
Hassoune, I.
Yang, X.
O'Connor, I.
Navarro, D.
ELECTRONICS LETTERS, 2008, 44 (18) : 1095 - U64
[2] Using SOI double-gate MOSFET NDR structures to improve ultra-low power full adder performance
Hassoune, I.
Yang, X.
O'Connor, I.
Navarro, D.
2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 345 - 348
[3] Design strategies for ultra-low power 10 nm FinFETs
Walke, Abhijeet
Schlenvogt, Garrett
Kurinec, Santosh
SOLID-STATE ELECTRONICS, 2017, 136 : 75 - 80
[4] A New Power Gating Circuit Design Approach Using Double-Gate FDSOI
Ashenafi, Emeshaw
Chowdhury, Masud H.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (08) : 1074 - 1078
[5] Emerging double-gate FinFETs technology
Liu, YX
Masahara, M
Ishii, K
Suzuki, E
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 100 - 105
[6] Insights into Gate-Underlap Design in FinFETs for Ultra-Low Voltage Analog Performance
Kranti, Abhinav
Armstrong, G. Alastair
2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 29 - 30
[7] Independent double-gate FinFETs with asymmetric gate stacks
Masahara, M.
Surdeanu, R.
Witters, L.
Doornbos, G.
Nguyen, V. H.
Van den Bosch, G.
Vrancken, C.
Devriendt, K.
Neuilly, F.
Kunnen, E.
Suzuki, E.
Jurczak, M.
Biesemans, S.
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2097 - 2100
[8] A Novel Double-Gate Trench Insulated Gate Bipolar Transistor with Ultra-low On-state Voltage
Hsu, Wesley Chih-Wei
Udrea, Florin
Chen, Ho-Tai
Lin, Wei-Chieh
2009 21ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2009, : 291 - +
[9] Low-power high-performance double-gate fully depleted SOI circuit design
Zhang, RT
Roy, K
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 852 - 862
[10] A Technique for Low Power Dynamic Circuit Design in 32nm Double-Gate FinFET Technology
Kim, Young Bok
Kim, Yong-Bin
Lombardi, Fabrizio
2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 779 - 782

← 1 2 3 4 5 →